Design and Fabrication of Short Gate-Length Heterostructure Charge Coupled Devices for Transversal Filter Applications

Hiang Teik Tan¹, Ian C. Hunter¹, Christopher M. Snowden²³ and Richard Ranson¹

¹University of Leeds, Institute of Microwaves & Photonics, School of Electronic & Electrical Engineering, LS2 9JT Leeds, United Kingdom
²University of Surrey, GU2 7XH, Guildford, Surrey, United Kingdom
³Filtronic Compound Semiconductors Ltd., DL5 6JW Newton Aycliffe, United Kingdom

Abstract — This paper presents the first reported quarter-micron double delta doped AlGaAs/InGaAs charge coupled device for microwave filter applications. The design and fabrication of conventional and multi tapped delay line MMICs for RF filter applications are also discussed. Schrödinger and Poisson’s equations are self consistently solved with current continuity equations to show the variation in channel charge concentration as the gate voltages are varied. The device is implemented as a recessed capacitive gate structure which is fabricated using established GaAs heterostructure MMIC technology to ensure good repeatability.

I. INTRODUCTION

Since the advent of the charge coupled device (CCD) back in the 1970s, their application in various fields has increased tremendously. AlGaAs/InGaAs based CCD heterostructures, with 0.5×100µm fingers, have been demonstrated [1] to have many advantages over earlier silicon and GaAs structures because of their higher low-field mobility and saturation velocity. The upper limit frequency operation of a modulation doped CCD was found to be limited by the electron saturation velocity [2]. CCDs based on this technology could be used as electro-optic detectors or as microwave frequency filters. Such devices play an important role in the miniaturization of future handheld devices due to the ease of their integration with current MMIC GaAs technology. This paper presents an AlGaAs/InGaAs/GaAs CCD device with quarter-micron finger lengths, offering superior performance and high operating frequencies comparable with previously reported devices.

CCD device structures can be divided into two categories; resistive gate CCDS and capacitive gate CCDS. Capacitive gate CCDS with inter-electrode recesses which are described in this paper eliminate the need for having submicron (<0.5µm) inter-electrode gaps [3]. These inter-electrode recesses reduce the parasitic potential trough problem which occurs between gate electrodes, thus effectively increasing the charge transfer efficiency (CTE) of the device.

Split electrode structures were originally proposed in the late 1970s [4]. These structures were found to be an effective way to represent tap weight concepts used in digital filter theory. By varying the width of each split electrode, the value of the ‘tap-weight’ can be controlled. Various CCD transversal filters [5] based on MOS [6] and GaAs [7] technology have been investigated. Integrated microwave frequency transversal filters with input bandwidths of approximately 20 GHz [8] could be accomplished by the CCDs described in this paper.

II. DEVICE STRUCTURE AND OPERATION

The double delta doped CCD shown in Fig. 1 is a buried channel device which is an advancement of the structure in [1]. The band diagram of the device with no signal charge present and zero applied voltage is shown in Fig. 2.

Fig 1. The side schematic of the charge coupled device. The transport channel is an undoped InGaAs (pseudomorphic) layer.

Fig 2. Conduction band diagram of the structure in Fig 1.
The length of the gate electrode is 0.25\(\mu\)m and its chosen width is 100\(\mu\)m. The length of the inter-electrode gate gap is 1.75\(\mu\)m. The quarter micron gates described in this paper are ideal for rapid charge transfer (by large fringing fields and thermal diffusion) making them optimum for high frequency operations. If the gate length is too large, the charge transfer time will be severely limited by thermal diffusion thus causing the maximum clock frequency to be reduced.

The InGaAs transport layer is sandwiched between two AlGaAs spacer layers for increased mobility of the carriers. The first n-type doped (~\(>10^{18}\) cm\(^{-3}\)) AlGaAs region is located above the first spacer layer and the second doped layer is buried below the second spacer region. The device is completed with ohmic contacts at the beginning and at the end of the doped areas. Charge confinement in the transport layer is important to ensure high charge transfer efficiency in the device.

Neglecting channel quantization and setting signal charge density as \(Q\), an approximation for the channel potential is derived as:

\[
V_{CH} = \frac{qN_d d_2}{\varepsilon} (d_1 + d_2 + d_3 + d_4) + \frac{qN_d d_1}{2\varepsilon} + \frac{qN_d d_3}{\varepsilon} \left( \frac{d_1}{2} + d_1 + d_2 \right) + V_G - \Phi_B + \Delta E_C
\]

where \(d_1\) is the thickness of the doped GaAs layer, \(d_2\) is the thickness of the undoped AlGaAs layer, \(d_3\) is the thickness of the first doped AlGaAs layer, \(d_4\) is the thickness of the spacer layer, \(d_5\) is the thickness of the transport layer, \(d_7\) is the thickness of the buried doped AlGaAs layer, \(\Phi_B\) is the Schottky barrier height and \(\Delta E_C\) is the conduction band discontinuity. From equation (1), it is shown how the channel potential is dependent on the applied gate voltage and doping levels.

III. DEVICE MODELLING

The region of the physical structure shown in Fig. 4 was simulated using a modified version of the Leeds Physical Model (LPM) \cite{9, 10}. The LPM is based on a quasi two dimensional pHEMT model. The input data includes information about the process, the delta doping levels in the structure, and the cross-sectional geometry. This model self consistently solves two dimensional Poisson-Schrödinger equations with energy conservation and current continuity equations for the active region shown above. As the model is based upon a fast, accurate and robust solution algorithm, the simulation time is extremely short and can be completed within minutes on a personal computer.

Fig. 3. Sample schematic drawing of the split electrode CCD structure with applied clocking signals.

Charge packets are transferred along the CCD described in Fig. 3 by applying clock signals to the gates denoted by \(\Phi_1\), \(\Phi_2\), and \(V_S\). The split electrodes (tap weights) are held at fixed dc bias, \(V_S\). \(\Phi_1\) and \(\Phi_2\) are clocked in phase but a higher voltage is applied to the electrode of \(\Phi_2\) resulting in a bigger potential well beneath gate \(\Phi_2\). The charge packets would be transferred throughout the device by alternating the applied clock voltages. The transfer of the charge packets would be similar to that of a shift register. Each half of the split electrode would be connected to the negative and positive input of a differential current amplifier. Through the summation process in the differential current amplifier, charge packets are then non-destructively sensed as they pass through the CCD structure. This entire differential summing operation which would require multiple digital chips to perform would then be simplified into a single CCD clock cycle.

A charge transversal filter requires multiple delay stages which are multiplied with weighting coefficients. A single delay stage represents one clock cycle of the CCD. The applied signal is non-destructively sampled at each stage via the split electrode structure described above. Hence, a wide variety of filter responses can be realized by changing the CCD’s metallization patterns.
By modelling the CCD as a dual gate pHEMT and referring to the area of interest defined in Fig. 4, it can be seen how the electron concentration in the channel varies as different voltages are applied to gate $\Phi_1$ (Fig. 5). No signal charge exists beneath gate $\Phi_2$ because the voltage at that gate is held at a negative potential (-3V) beyond the pinch off voltage of the device. It can be seen from Fig. 5 how the signal charge is effectively isolated at gate $\Phi_1$ from gate $\Phi_2$ when a positive voltage is applied to the first gate. The increase in the signal charge concentration as the gate voltage increases clarifies the concept of charge transfer and how it is controlled by varying the applied gate voltages.

**IV. DEVICE FABRICATION**

Filtron’s 0.25µm pHEMT process was used to fabricate the two different MMICs. The process was modified to allow for multi gate structures with inter-electrode recesses and split electrodes. The size of the actual ‘split electrode delay line’, shown centrally in Fig. 6, is only 100µm x 50µm. The entire test layout is 1.6mm x 1.6mm. Bias pads are located at specific points in the MMIC to allow for ease of integration with periphery devices for testing purposes. Biasing circuitry (decoupling capacitors and inductors) are also included. The delay line response is being characterized using an automated temperature controlled probing station setup.

**V. CONCLUSION**

Prototype pseudomorphic AlGaAs/InGaAs CCD delay lines and split electrode CCD structures have been fabricated. The devices presented here have the shortest gate length charge coupled device ever fabricated on such a modulation doped CCD structure. It is also shown that by using the LPM, a reasonable estimate of the pinch off voltage of the device as well the maximum capacity of...
the potential wells beneath each storage gate may be obtained. The two different double delta doped CCD heterostructures presented in this paper will therefore be useful in the development of an integrated microwave frequency transversal filter.

ACKNOWLEDGEMENT

The authors would like to thank staff at Filtronic Compound Semiconductors Ltd. including Dr. Jim Mayock, Dr. John Atherton, Dr. Matthew O’Keefe and Andrew Miller for their help in the fabrication of the CCD devices. The authors would also like to acknowledge useful discussions with Dr. David Denis.

REFERENCES