A Miniature DC-to-50 GHz CMOS SPDT Distributed Switch

Mei-Chao Yeh, Zuo-Min Tsai and Huei Wang

Dept. of Electrical Engineering and Graduate Institute of Communication,

National Taiwan University, Taipei, 106, Taiwan

Abstract — A dc-to-50-GHz SPDT switch in standard bulk 0.18- μ m CMOS process is demonstrated in this paper. In order to extend the operation frequency, the travelingwave circuit topology is utilized. The switch achieves a measured insertion loss of less than 6 dB, a measured isolation of better than 38 dB from dc to 50 GHz. The measured input P_{1dB} of 17.4 dBm at 5.8 GHz and 19.6 dBm at 40 GHz is attained. The chip size is only 0.5 x 0.5 mm². To our knowledge, this work is the first CMOS switch operating from dc to millimeter-wave frequency with a miniature chip size.

I. INTRODUCTION

In recent years, wireless communication systems have undergone explosive growth that is largely unanticipated. In time-division duplexing (TDD) communication systems, T/R switch plays an important role to change the RF signal flow to tramsmitter or receiver. To further increase the integration level, the SPDT switch has to be integrated in the transceiver. CMOS technology has been able to meet the more stringent cost constraints inherent in these more diverse mainstream applications. The advantages of silicon CMOS technology for RF and microwave control functions over GaAs are its low cost, and the integration potential with RF and silicon MOSbased mixed-signal circuitry.

Switches using CMOS processes were reported [1]-[4]. However, due to the limit of the CMOS process and circuit topology, the frequencies of most reported CMOS RF switches are lower than 5.8 GHz. The conventional topology for CMOS switch is series-shunt, which is only suitable for narrow band design. A different topology of narrow-band CMOS switch is reported [5]. It demonstrates the power performance of a CMOS switch, but the LC-tuned substrate bias network limits the frequency response. For broadband frequency response, a switch using 0.13- μ m CMOS process based on travelingwave concept is reported [6]. The switch combined the off-state shunt transistors and series microstrip lines to form an artificial transmission line with 50- Ω characteristic impedance and achieve wide bandwidth.

In this paper, a CMOS RF SPDT switches in standard bulk 0.18- μ m CMOS process is presented. By using the traveling-wave concept, this chip demonstrated wideband frequency response. The CMOS SPDT switch exhibits lower than 6-dB measured insertion loss, with better than 38-dB isolation from dc to 50 GHz. It also accomplishes 17.4-dBm input P_{1dB} at 5.8 GHz and 19.6-dBm P_{1dB} at 40 GHz with a miniature chip size of 0.25 mm², including the testing pads. To our knowledge, this work

demonstrates the first CMOS switch operating from dc to millimeter-wave frequency with a miniature chip size of $0.5 \times 0.5 \text{ mm}^2$.

II. SWITCH DESIGN

Figure 1 shows the circuit schematic of the conventional SPDT switch using traveling-wave concept. For a SPDT switch, the turn off path should not influence the turn on path. For the shunt distributed switches, quarter wave length transmission lines are usually applied to transform the low impedance of the turn off path to high impedance. The bandwidth is thus limited by the quarter wave length transmission lines. Instead of the quarter wave length transmission lines, a series transistor can be used for the wide bandwidth operation. However, because of the series parasitic resistor of the transistor, the insertion loss is often higher then that of the SPDT switch using quarter wave length transmission lines. The gate width of the series device can be selected to trade off between the insertion loss and the bandwidth [7].



Fig. 1. Circuit schematic of conventional SPDT switch using traveling-wave concept.

In order to increase the power performance of the switch, a body floating technique and a voltage division technique of stacked transistor configuration are used [8], [9]. However, there is twice parasitic resistance of the two series transistors, which will increase the insertion loss. To solve this problem, two shunt transistors are added and the total four devices form a series/shunt cell. Figure 2(a) demonstrates the series cell of the switch, while Fig. 2(b) is the shunt cell. In the series/shunt cell, the parasitic resistance is the same as those of a single series/shunt transistor, but the power handling capability is improved.



Fig. 2. The circuit schematics of the (a) series cell and (b) shunt cell, respectively.

III. DEVICE CHARACTERISTICS AND MMIC PROCESS

This CMOS SPDT switch is implemented by commercial standard 0.18- μ m MS/RF CMOS technology which provides one poly layer for the gate of the MOS and six metal layers for inter-connection [10], [11]. The substrate conductivity is approximately 10 S/m. With optimized CMOS technology and deep n-well, this technology provides f_T and f_{MAX} of better than 60 GHz and 55 GHz, respectively. High-Q inductors can be formed using the top AlCu metallization layer of 2- μ m thickness without additional masks. A MIM capacitor of 1 fF/ μ m² has been developed using oxide inter-metal dielectric. For the device of 40 μ m gate width, the equivalent capacitance of the off state (R_{on}) is 24 Ω .

IV. CIRCUIT DESIGN

Figure 3 shows the total circuit schematic of the SPDT switch. In order to improve the performances of the switch, it is important to select the device sizes of series cell and shunt cell. The relation between device sizes and simulated insertion loss at 50 GHz is shown in Fig. 4. For lower insertion loss, the gate width of 37.5 μ m is selected for the shunt cell (w_1), while there are two options for series cell (w_2). One is 40 μ m, and the other is 80 μ m. Figure 5 presents the simulated performances of the switch in the two cases. To obtain better insertion loss and isolation simultaneously, the device size of the series cell is chosen to be 40 μ m.



Fig. 3. The circuit schematic of the SPDT switch.



Fig. 4. The relation between simulated insertion loss and the sizes of the transistors.



Fig. 5. The simulated insertion loss and isolation of the switch in two different cases.

V. MEASUREMENT

The die micrograph of the distributed SPDT switch using 0.18- μ m CMOS process is shown in Fig. 6. The chip size is 0.5 x 0.5 mm² and the effective circuit area without pads is only 0.4 x 0.35 mm². The circuit was tested via on-wafer probing. Figure 7 shows the simulated and measured S-parameters of the switch which covers dc to 80 GHz operation frequency. The



Fig. 6. Die micrograph of the SPDT switch. The chip size is only $0.5 \times 0.5 \text{ mm}^2$.



Fig. 7. The small measured signal insertion loss and isolation of the SPDT switch. The insertion loss is lower than 6 dB and the isolation is better than 38 dB in a dc to 50 GHz band.



Fig. 8. The measured P_{out} v.s. P_{in} at 5.8 GHz.

insertion loss is lower than 6 dB and the isolation is better than 38 dB from dc to 50 GHz. The P_{out} v.s. P_{in} at 5.8 GHz is shown in Fig. 8. It can be observed that the output P_{1dB} achieves 17.4 dBm at 5.8 GHz. Figure 9 presents the P_{out} v.s. P_{in} at 40 GHz. The input P_{1dB} of the switch is 19.6 dBm at 40 GHz.



Fig. 9. The measured P_{out} v.s. P_{in} of the switch at 40 GHz.

VI. CONCLUSION

Using 0.18- μ m CMOS technology, a SPDT switch has been designed, fabricated, and tested. Using travelingwave technique, it accomplishes the wide frequency range with smallest chip size. The CMOS SPDT switch exhibits 6-dB measured insertion loss, 38-dB isolation from dc to 50 GHz. The measured P_{1dB} is 17.4 dBm at 5.8 GHz and 19.6 dBm at 40 GHz. Since the switch was fabricated using standard bulk 0.18- μ m CMOS technology, it can be easily integrated with other frontend circuits to built CMOS transceivers without requiring any additional mask or post-processing steps. This is the first CMOS switch covering dc to millimeter-wave frequency with a miniature size of 0.5 x 0.5 mm².

ACKNOWLEDGEMENT

This work is supported in part by National Science Council of Taiwan R.O.C. (NSC 93-2752-E-002-002-PAE, NSC 93-2219-E-002-016- and NSC 93-2213-E-002-033-). The circuit is fabricated by TSMC through Chip Implementation Center of Taiwan.

REFERENCES

- Feng-Jung Huang and Kenneth O, "A 0.5-µm CMOS T/R switch for 900-MHz wireless applications", *IEEE J. Solid-State Circuits*, vol. 36, pp. 486-492, May 2000.
- [2] Aruna Ajjikuttira, Chester Lrung, Ee-Sze Khoo, Mark Choke, Rajinder Singh, "A fully-integrated CMOS RFIC bluetooth application", *IEEE ISSCC2001 Dig. Tech. Papers*, pp. 198-199, Feb., 2001.
- [3] Kenneth K.O, Xi Li, Feng-Jung Huang, and William Foley, "CMOS components for 802.11b wireless LAN applications", *IEEE RFIC Symp.*, pp.103-106, 2002.
- [4] M. Madihian, L. Desclos, T. Drenski, "CMOS RF ICs for 900MHz-2.4GHz band wireless communication networks", *IEEE RFIC Symp.*, pp. 13-16, 1999.
- [5] Niranjan Talwalkar, C Patrick Yue, and S. Simon Wong, "An integrated 5.2GHz CMOS T/R switch with LC-tuned substrate bias," *IEEE ISSCC2003 Dig. Tech. Papers*, pp. 362-363, 2003.
- [6] Mei-Chao Yeh, Zuo-Min Tsai, Kun-You Lin, Huei Wang, Chia-Yi Su, and Chih-Ping Chao, "A millimeter-wave wideband SPDT switch with traveling-wave concept using 0.13-µm CMOS process," to appear in 2005 IEEE MTT-S International Microwave Symposium Digest.
- [7] K.-Y. Lin, W.-H. Tu, P.-Y. Chen, H.-Y. Chang, H. Wang, and R.-B. Wu, "Millimeter-wave MMIC passive HEMT switches using traveling-wave concept," *IEEE trans. Microwave Theory and Tech.*, vol. 52, issue 8, Aug. 2004.
- [8] Mei-Chao Yeh, Ren-Chieh Liu, Zuo-Min Tsai and Huei Wang, "A miniature low-insertion-loss, high-power CMOS SPDT switch using floating-body technique for 2.4- and 5.8-GHz applications," *IEEE RFIC Symp*, pp. 451-454, 2005.
- [9] Takahiro Ohnakado, Satoshi Yamakawa, Takaaki Murakami, Akihiko Furukawa, Eiji Taniguchi Hiro-omi Ueda, Noriharu Suematsu, and Tatsuo Oomori, "21.5-dBm power-handling 5-GHz transmit/receive CMOS switch realized by voltage division effect of stacked transistor configuration with depletion-layer-extended transistors (DETs)", *IEEE J. Solid-State Circuits*, vol. 39, pp. 577-584, April 2004.
- [10] H. M. Hsu, J. Y. Chang, J. G. Su, C. C. Tsai, S. C. Wong, c. W. Chen, K. R. Peng, S. P. Ma, C. H. Chen, T. H. Yeh, C. H. Lin, Y. C. Sun, and C. Y. Chang, "A 0.18-μm foundry RF CMOS technology with 70-GHz F_t for single chip system solutions," in *IEEE MTT-S Int. Microwave Symp. Dig.*, vol. 3, pp. 1869-1872, 2001.
- [11] C. H. Diaz, et al., "A 0.18-µm CMOS Logic Technology with Dual Gate Oxide and Low-k Interconnect for High-Performance and Low-Power Applications," *IEEE VLSI Tech. Symp.*, pp. 11-12, 1999.