Floating-Body Effects in AlGaN/GaN Power HFETs

S. Nuttinck, S. Pinel, E. Gebara*, J. Laskar, M. Harris**, and J.R. Shealy***

Georgia Institute of Technology, School of Electrical Engineering, 791 Atlantic Drive Atlanta, GA, sn46@prism.gatech.edu

* Quellan Inc., 250 14th street, Atlanta, GA
** Georgia Tech Research Institute, Electro-Optics, Environment, and Materials Lab., Atlanta, GA
*** Cornell University, School of Electrical Engineering, Ithaca, NY

AlGaN/GaN power HFETs grown on a 200nm thick AlN sub-buffer layer are investigated. The presence of a steady kink in the static and dynamic drain-to-source current characteristics is attributed to floating-body (FB) effects that result from the AlN sub-buffer layer. A method to extract the off-state body-to-source voltage ($V_{BS}$) is applied and the coherence of the results confirms that FB effects are present in this type of structures. To our knowledge, this is the first time that floating-body effects are reported and modeled in AlGaN/GaN HFETs.

I. INTRODUCTION

GaN-based transistors are of great interest because they offer high power handling capabilities, and high frequency operations. Power densities up to 9W/mm and cutoff frequencies ($f_c$) above 60GHz have been reported [1]. However, the study of issues like the reliability of GaN-based devices is still in its early stages and is crucial to provide a mature technology. In a wurtzite crystal structure, the lateral lattice constant of AlN ($a = 3.11\,\text{Å}$) is an intermediate between the one of SiC ($a = 3.086\,\text{Å}$) and the one of GaN ($a = 3.189\,\text{Å}$). Therefore, in order to reduce the stress due to the lattice mismatch, and to improve the quality of the GaN buffer layer, an AlN sub-buffer layer is grown between the SiC substrate and the GaN buffer layer, resulting in higher device performance and reliability [2-4].

We report the study of AlGaN/GaN HFETs grown on SiC substrates with an AlN sub-buffer layer. A method to extract the off-state body-to-source voltage is applied to the device, and the coherency of the results confirms that floating-body effects are present in these structures and result from the AlN sub-buffer.

II. EVIDENCE OF FLOATING-BODY EFFECTS

At 300K, the bandgap of AlN is 6.2eV, its low frequency dielectric constant is $\varepsilon_{AlN} = 8.5 \cdot \varepsilon_0$, and its resistivity, $\rho_{AlN}$, is larger than $10^{14}\,\Omega\cdot\text{cm}$. These semiconductor properties suggest that the body of the GaN-based devices is formed on an insulator. Fig.1 illustrates the structure of the considered devices. Since no contacts are fabricated between the body and the source, some properties similar to thin-film Silicon On Insulator (SOI) ($\varepsilon_{SiO2} = 3.9 \cdot \varepsilon_0$, $\rho_{SiO2} > 10^{14}\,\Omega\cdot\text{cm}$) are expected [5].

![Layer structure of AlGaN/GaN HFETs.](image1)

When no contacts are fabricated between the body and the source, a kink is present in the current characteristics due to the existence of a body-to-source voltage $V_{BS}$ that affects the threshold voltage. As shown in Fig.2, a kink is observed in the current characteristics of the HFETs. This kink has already been measured in similar AlGaN/GaN devices but has not been studied [6,7].

![DC-IV characteristics of a AlGaN/GaN HFET with AlN sub-buffer layer on SiC substrate.](image2)
When buffer-trapping effects are dominant, adding a delay between each drain-to-source voltage sweep gives time for the trapped carriers to relax, and the current characteristics become kink-free. In those devices, a delay of 2 minutes does not yield to a kink-free characteristic. In addition, pulsed-IV measurements (Fig.3) are performed and results still exhibit a current kink. Based on this measurement analysis, we attribute floating-body effects as the source of the kink.

![Fig.3: Pulsed-IV characteristics of a AlGaN/GaN HFET with AlN sub-buffer layer on SiC substrate.](image)

### III. MODELING OF FLOATING-BODY EFFECTS

We propose to apply a method used in SOI technology [8] to extract the off-state FB voltage of our AlGaN/GaN HFETs. When the gate bias ($V_{\text{GS}}$) is below the threshold voltage ($V_{\text{TH}}$) the channel resistance is large and the transistor can be represented with the T-circuit shown in Fig.4.

![Fig.4: Equivalent circuit for large value of channel resistance.](image)

The parasitic capacitances ($C_{\text{PB}}$ and $C_{\text{PD}}$) and the parasitic inductances ($L_{\text{D}}, L_{\text{G}}, L_{\text{S}}$) result from the metal traces and the probing pads, their values are bias independent and are determined using conventional on-wafer de-embedding methods [9-10]. The parasitic capacitive and inductive elements are de-embedded from the measured S-parameters, which are then converted to the Z-parameters. The remaining resistive and capacitive elements of the model are extracted at various $V_{\text{DS}}$ for $V_{\text{GS}}<V_{\text{TH}}$ with the following set of equations:

\[
\begin{align*}
Z_{11} &= R_G + R_s + \frac{1}{j\omega C_{GB}} + \frac{1}{j\omega C_{SB}} \\
Z_{12} &= Z_{21} = R_G + \frac{1}{j\omega C_{GB}} + \frac{1}{j\omega C_{SB}} \\
Z_{22} &= R_D + R_s + \frac{1}{j\omega C_{DB}} + \frac{1}{j\omega C_{SB}} \\
\end{align*}

(1)
\]

Where $R_G$, $R_s$, and $R_D$ are the parasitic resistances and are associated with the technology and device geometry of the gate, source and drain, respectively. $C_{SB}$ represents the source-body junction capacitance, $C_{DB}$ the drain-body junction capacitance, and $C_{GB}$ the gate-body capacitance. Once the source-body junction capacitance is extracted, the FB voltage is determined using the PN junction capacitance model:

\[
C_{\text{SB}}(V_{\text{SB}}) = \frac{C_0}{1 + \frac{V_{\text{SB}}}{V_J}}
\]

(2)

Where $C_0$ is the zero bias junction capacitance, $V_J$ the junction built-in potential, $m$ the junction grading coefficient, and $V_{\text{SB}}$ the FB voltage. This expression can be rewritten as:

\[
V_{\text{SB}} = V_J \left(1 - \exp\left(-\frac{C_0}{C_{\text{SB}}(V_{\text{SB}})}\right)\right)^m
\]

(3)

Before using this relation, parameters $V_J$, $C_0$, and $m$ must be determined. As presented in [8] the capacitance $C_T$ that results from the series connection of $C_{SB}$ and $C_{DB}$ can be extracted from measured $Z_{22}$, and can also be approximated in a first order by:

\[
C_T = \frac{1}{C_{\text{SB}}} + \frac{1}{C_{\text{DB}}} + \frac{1}{C_{\text{IO}}} + \frac{1}{1 + \frac{V_{\text{DS}}}{V_J}}
\]

(4)

This expression can be rewritten as:

\[
\frac{C_T}{C_{\text{IO}}} = \frac{1}{C_{\text{IO}}} + \frac{V_{\text{DS}}}{V_J}
\]

(5)

Fig.5 illustrates the extraction of $C_{\text{IO}}$, $V_J$ and $m$. Best fit analysis gives $C_{\text{IO}}=853\text{fF}$, $V_J=1.75\text{V}$ and $m=0.11$. 
Finally, Fig.6 and Fig.7, show the extracted capacitances and the off-state FB voltage of the device, respectively.

**IV. CONCLUSION**

The use of an AlN sub-buffer layer in an AlGaN/GaN structure improves the quality of the GaN buffer layer. However this added sub-buffer layer yields to effects similar to the ones observed in SOI technology. Some of these effects are undesirable and it is important to understand them for improvement in device maturity. We reported the existence of floating-body effects in the studied AlGaN/GaN HFETs grown on a 200nm thick insulating AlN sub-buffer layer, and we extracted the off-state body-to-source voltage. To our knowledge, this is the first time that floating-body effects are reported and modeled in GaN-based FETs.

**REFERENCES**


