A GaAs Distributed Amplifier with an Output Voltage of $8.5\,V_{pp}$ for 40 Gb/s Modulators

M. Häfele*, A. Trasser*, K. Beilenhoff†, and H. Schumacher*

*Dept. of Electron Devices and Circuits, University of Ulm, D-89069 Ulm, Germany
†United Monolithic Semiconductors (UMS) GmbH, D-89081 Ulm, Germany

Phone: +49 731 5031589, Fax: +49 731 5026155, e-mail: mhaefe@ebs.e-technik.uni-ulm.de

Abstract—In this paper, we report on a Distributed Amplifier (DA) with positive gain slope and $8.5\,V_{pp}$ output voltage swing at 20 GHz. This makes the amplifier suitable for driving LiNbO$_3$ modulators. The amplifier consists of six cascode cells and is fabricated in a commercially available 150 nm GaAs power pHEMT technology. Gain equals to 9.8 dB at low frequencies and rises up to 12.8 dB at 38 GHz. This amplifier is then cascaded with a preamplifier. Losses at high frequencies due to cascading are compensated by the positive gain slope of the amplifier described here. The cascaded amplifiers exhibit a gain of 19.5 dB and a bandwidth of 38 GHz with a flat frequency response of $\pm 0.6\,\text{dB}$ up to 28 GHz.

I. INTRODUCTION

The increase of data communication in recent years demands for increasing speed of the transmission systems. The transmission capacity is increased by Wavelength Division Multiplexing (WDM) together with increasing speed per channel. In fiber communication systems speed per channel went up from 2.5 Gb/s (OC-48) to 10 Gb/s (OC-192) and future 40 Gb/s (OC-768) are examined.

With very advanced SiGe HBT and InP HEMT based technologies, also bit-rates exceeding 40 Gb/s have been demonstrated [1], [2]. However, these technologies often do not offer the high breakdown voltage needed for driving 40 Gb/s LiNbO$_3$ Mach-Zehnder modulators. For bit-rates exceeding 10 Gb/s, due to introduced chirp, the laser source can no more be modulated directly. External modulators are realized either as Electro Absorption (EA) or Mach-Zehnder (MZ) modulators. State-of-the-art LiNbO$_3$ based MZ modulators typically require voltage swings of 5 to 7 V pp [3]. This makes it necessary to design the modulator driver with either InP double heterojunction bipolar transistors [3] or GaAs based technologies.

In this paper we describe the realization of an amplifier based on a relatively cost-effective GaAs HEMT technology to achieve the necessary drive voltage requirements for LiNbO$_3$ MZ modulators. Due to the relative low transistor speed of high power GaAs pHEMTs, a distributed amplifier topology, which is known for its excellent bandwidth performance [4], is utilized. The idea of a DA is to use several small active devices in parallel instead of one large one, and to separate parasitic capacitances by high impedance transmission lines. The resulting small signal structure at the input and output is designed to behave like a 50$\,\Omega$ artificial lumped transmission line and therefore shows both small input and output reflection as well as flat gain over a large bandwidth. With this circuit topology, one can simultaneously have the high frequency characteristics of one unit-cell together with gain and output power performance of all unit-cells in parallel. This makes the concept an attractive candidate for high speed modulator drivers.

II. CIRCUIT DESIGN

The amplifier is realized in the commercially available PPH15 process of United Monolithic Semiconductors (UMS). This is a high power 150 nm pseudomorphic HEMT GaAs process with an $f_1$ of 75 GHz. The devices have an optimum transconductance of $g_{m,\text{max}} = 550\,\text{mS/mm}$ at $V_{GS} = -0.4\,\text{V}$, a breakdown voltage of $V_{\text{bd}} > 8\,\text{V}$, and a power density of $P_{1\,\text{dB}} = 0.6\,\text{W/mm}$.

The basic topology of the amplifier is shown in Fig. 1.

The on-chip termination on the artificial drain line provides a flat frequency response down to several GHz. To enable a good reverse drain termination down to frequencies in the kHz range, a pad is provided to attach an external 100 nF capacitor on top of the amplifier (see Fig. 7 on the right hand side). Alternatively, the pad can be used for bonding to an external high frequency laminate with the external SMD capacitor attached on it. For compensation of parasitics associated with the external capacitor, a small on-chip resistor is placed in series to the pad.

To achieve an output voltage swing close to the breakdown voltage of the transistors, six unit-cells are used. A large gate width of 120 mm provides the wanted gain and power with a relatively small amount of unit-cells. Cascode cells are used to increase output impedance and decrease Miller-effect resulting in a smaller input capacitance at the gate terminal of the common source FET. A negative output resistance of the cascade at high frequencies allows for compensation of
losses on the artificial drain line [5]. However, the negative output resistance gives rise to instabilities and has to be partly compensated by the resistor $R_{2g}$ and inductive source degeneration $Z_s$ [5]. Other possibilities for stabilization of a DA are shown for example in [6], [7].

The micrograph of the circuit is shown in Fig. 2.

![Micrograph of the circuit](image)

Fig. 2. Micrograph of the capacitive division DA (Chip size: 2.50 x 0.96 mm²)

Because design rules request via holes to be separated by at least 130 μm, via holes are shared between two adjacent transistors to save expensive wafer-area.

Simultaneously achieving high bandwidth and output power is very challenging in microwave designs. By using a small gate width for the FET, a high bandwidth can be achieved but at the expense of reduced gain for a given number of unit-cells. In order to obtain high output power however, one would have to use many unit-cells which will increase gain ripple and instability [5]. In this paper we describe a DA with cascode cells and capacitive division. Using a capacitor in series to the transistors’ input reduces the total input capacitance. This principle is therefore often used to achieve an ultra high bandwidth [8], [9], [10]. However, in this paper the circuit is optimized for high output power with good fabrication reproducibility. Thus, an increased gate width is used while still maintaining the same input capacitance as for a smaller FET without capacitive division. The increased gate width translates to more output current and thus power. Thereby the same output power can be realized with less unit cells reducing gain ripple and fabrication variations. For a typical FET, the input capacitance $C_{gs}$ is larger than its output capacitance $C_{cd}$, which means that the cut-off frequency of a DA is limited by the artificial gate line. The serial capacitor $C_{cd}$ between the input line and the gate of the common source FET reduces the effective input capacitance to:

$$C_{in,eff} \approx \frac{(C_{cd} \cdot C_{in,cas})}{(C_{cd} + C_{in,cas})} \ , \ (1)$$

where for a cascode $C_{in,cas}$ is approximately $C_{gs}$ due to the unity voltage gain for the common source transistor:

$$C_{in,cas} = C_{gs} + C_{gd}(A_V + 1) \approx C_{gs} \ . \ (2)$$

This way, bandwidth is increased at the expense of gain. However, high gain can be achieved with a preamplifier realized in a technology with higher cut-off frequencies, like for example a low noise GaAs technology [6] or a fast SiGe based technology, see for example [1], [11]. For biasing of the gate, a high ohmic resistor $R_{cd}$ is put in parallel to $C_{cd}$. The outcome of the parallel combination of $C_{cd}$ together with $R_{cd}$ is a high pass filter, which limits the low frequency performance. Thus, a second resistor $R_{cd2}$ is placed in parallel to $C_{gs}$:

$$R_{cd2} = \frac{R_{cd} \cdot C_{in,cas}}{C_{cd}} \ . \ (3)$$

The resistors $R_{cd}$ and $R_{cd2}$ have to be as large as possible to not introduce additional attenuation to the artificial gate line. However, a compromise has to be found between physical size and resistance. Therefore $R_{cd}$ and $R_{cd2}$ are chosen to 2 kΩ and 3 kΩ, respectively.

A positive gain slope is utilized by resistive source degeneration $R_3$. To additionally allow for self-biasing of the gate ($V_{gs,opt} = -0.4 V$), the value for $R_3$ is chosen such that a compromise is achieved between gain slope and good self-biasing for improved overall gain. Furthermore, the source degeneration slightly improves the output voltage.

**III. MEASUREMENT RESULTS**

For all measurements shown, a drain biasing of $V_{pd} = 8.5$ V is applied, resulting in a power consumption of 2.6 W. Due to the resistive source degeneration, the gate line is left unbiased.

The measured small signal gain of the amplifier is shown in Fig. 3.

![Gain (S21) / Reflection (dB) vs Frequency](image)

Fig. 3. On-wafer measured small signal performance of the amplifier. The gain equals to 9.8 dB near DC and rises to 12.8 dB at 38 GHz.

The midband gain of this amplifier is 11.1 dB with the gain rising from 9.8 dB near DC to 12.8 dB at 38 GHz. The positive gain slope of 3 dB was designed to equalize parasitic losses when mounted to a substrate. The measured data fits the simulation very well, except at the high frequency end where increased ripple shows up for the measurement. This ripple is due to higher gain peaking caused by slightly smaller stabilization resistances compared to simulations. Up to 30 GHz, input reflections are less than -11.5 dB. Output matching is better than -14.5 dB up to 30 GHz and less than -8.5 dB within the 50 GHz measurement bandwidth.

The performance spread of 40 measured devices located at different positions on the wafer is very low, see Fig. 4. The gain variation at 20 GHz is within ±0.6 dB over the whole wafer. The -3 dB cut-off frequency exceeds 36.5 GHz for all measured devices. The low spread in gain and bandwidth also makes the amplifier suitable for production.

In case of optical systems the group delay is important in terms of low time jitter and thus good horizontal eye opening.

346 13th GAAS® Symposium – Paris, 2005
Fig. 4. Wafer spread of the gain at the midband frequency of 20 GHz. The gain variation is within $\pm 0.6 \text{dB}$ for all measured devices.

A comparison between the measured and simulated group delay for this amplifier is shown in Fig. 5. The measured group delay is less than $\pm 15 \text{ps}$ from 1 to 36 GHz. However, it degrades at higher frequencies due to the increased gain peaking.

The output power at -1 dB gain compression versus frequency is depicted in Fig. 6. At low frequencies (0.5 GHz) the output power at 1 dB gain compression is 25.3 dBm or 11.6 V. The output power at 20 GHz equals to $OP_{1\text{dB}} = 22.6 \text{dBm}$, which is equivalent to $8.5 V_{pp}$ at 50 $\Omega$, making the amplifier suitable for driving LiNbO$_3$ modulators.

The output power of 13.2 dBm at 20 GHz is sufficient to drive the amplifier presented here into its limiting range. For cascading of the two amplifiers bias decoupling is needed. Therefore, the output of the preamplifier is connected to a transmission line on a Teflon$^\text{®}$ based substrate (Rogers Corporation RT/duriod$^\text{®}$ 5880) via two bond-wires. In the middle of the transmission line is the foot-print for a broadband capacitor. A multilayer capacitor from Presidio Components Inc. is attached on top of it. Again, two bond-wires are used to connect the transmission line with the input of the amplifier described here. The output power of 13.2 dBm at 20 GHz is sufficient to drive the cascaded amplifiers glued on a metal block is shown.

Drain biasing for the preamplifier is applied by a needle connected to the off-chip capacitor used for grounding of low frequency signals. For the capacitive division DA the drain biasing is applied via the bias-Tee of the measurement setup. Due to the self-biasing of the power amplifier, no gate voltage has to be applied, strongly simplifying the assembly of the two amplifiers. The transistor technology of the preamplifier has its optimum transconductance at $V_{gs,opt} = 0 \text{V}$ and no gate biasing is needed either. For small signal measurements, on-wafer probe tips are connected to the input of the preamplifier and the output of the capacitive division DA. Small signal measurements for the cascaded amplifiers are shown in Fig. 8.

The gain equals to 19.5 dB with a cut-off frequency of 38 GHz. A flat gain of $\pm 0.6 \text{dB}$ up to 28 GHz is achieved by the positive gain slope which compensates for transmission line attenuation and losses due to the DC-blocking capacitor.

Fig. 5. Group delay of the amplifier. Measured group delay equals to $\pm 15 \text{ps}$ between 1 and 36 GHz.

Fig. 6. Output power at 1 dB gain compression versus frequency. At 20 GHz the output power equals to 22.6 dBm.

Fig. 7. Photograph of a preamplifier cascaded with the capacitive division DA probed by ground-signal-ground probes for small signal measurements.
than -9 dB up to 49 GHz. and bond-wires. Both, input and output matching are better than -9 dB up to 49 GHz.

### IV. SUMMARY

In this paper we presented a distributed amplifier with six cascode unit-cells realized in a technology with a cutoff frequency of $f_c=75$ GHz. Capacitive division is used at the input to allow for a larger gate width, reducing the number of unit-cells for the same output power. Resistive source degeneration is utilized for self-biasing and achieving a positive gain slope for gain equalization. The amplifier exhibits a gain of 9.8 dB at 50 MHz and rises by 3 dB up to 38 GHz. The high output power of 22.6 dBm at 20 GHz makes the amplifier suitable for applications requiring high voltage swings like for example LiNbO$_3$ based Mach-Zehnder modulators. The positive gain slope of this amplifier is used to compensate for losses when cascaded with a previously fabricated preamplifier. The cascaded amplifiers show an on-wafer measured gain of 19.5 dB with a flat frequency response of ±0.6 dB up to 28 GHz and a -3 dB bandwidth of 38 GHz.

### V. ACKNOWLEDGMENTS

The authors would like to thank P. Abele for fruitful discussions and U. Spitzberg for performing the measurements.

### REFERENCES


