

DUAL GATE PSEUDOMORPHIC HEMT FOR LOW NOISE AMPLIFICATION IN MILLIMETER WAVE RANGE

D. Langrez, F. Diette, D. Théron, E. Delos, G. Salmer

IEMN - DHS - UMR CNRS 9929 - Cité Scientifique
Avenue Poincaré - B.P. 69 - 59652 VILLENEUVE D'ASCQ CEDEX - FRANCE

Abstract

The purpose of this paper is to show the capabilities of the dual gate transistors for low noise amplification in the millimeter wave range. Single and dual gate 0.12 μm AlGaAs/InGaAs/GaAs pseudomorphic HEMTs have been designed and realized for this study. On wafer S-parameters have been performed up to 110GHz. The current gain cutoff frequency f_T is 70GHz and the maximum available gain is 13dB at 60GHz. A very low minimum noise figure of 1dB is obtained with an associated gain of 20dB at 18GHz. Some others good performances are presented.

Introduction

It is known that the use of high electron mobility materials and the reduction of the dimensions, particularly the gate length of FETs, constitute the two necessary rules to improve the performance of transistors. Pseudomorphic HEMTs with InGaAs channel on GaAs are proven to be suitable up to the millimeter wave range.

The achievement of better results seems actually to be braked, not only by technological difficulties due to the ultra-short dimensions (0.1 μm or less), but mostly, by behavioral troubles linked to the short-channel effects [1]. These effects are usually emerged as an increase in output conductance, and so as a shift in the pinchoff voltage with V_{DS} bias. Another consequence is a relatively poor transconductance, because the aspect ratio becomes smaller.

By short-circuiting the second gate of a dual gate transistor, and due to its intrinsic cascode configuration, this device can constitute an interesting solution for solving these problems [2]. Indeed, the analysis of the simplified intrinsic equivalent scheme (Fig. 1) shows that this device composed by two stages (common source and common gate) can be considered, in low frequency range, as equivalent to a single gate FET, whose the main intrinsic elements are written :

$$g_d \approx g_{d1} \cdot \frac{g_{d2}}{g_{m2} + g_{d2} + g_{d1}}$$

$$C_{gd} \approx C_{gd1} \cdot \frac{g_{d2}}{g_{m2} + g_{d2} + g_{d1}}$$

$$g_m \approx g_{m1} \cdot \frac{g_{m2} + g_{d2}}{g_{m2} + g_{d2} + g_{d1}}$$

$$C_{gs} \approx C_{gs1} + C_{gd1} \cdot \frac{g_{m2} + g_{d1} + g_{m1}}{g_{m2} + g_{d2} + g_{d1}}$$

It appears that smaller output conductance g_d and feedback capacitance C_{gd} are obtained in comparison with an isolated single gate FET. If the value of the transconductance g_m slightly decreases, the improvement of g_d and C_{gd} are more important, that leads to produce higher gains. For instance, the intrinsic maximum stable gain MSG, given by

$$MSG = \underbrace{MSG_{FET1}}_{\text{common source}} \cdot \underbrace{MSG_{FET2}}_{\text{common gate}} \approx \left(\frac{g_{m1}}{\omega \cdot C_{gd1}} \right) \cdot \left(1 + \frac{g_{m2}}{g_{d2}} \right)$$

is theoretically greater, because of the common gate stage contribution with the $(1+g_{m2}/g_{d2})$ term, which can reach values close to 10.

Unfortunately, we notice that the input capacitance C_{gs} increases because of the Miller effect, which tends to limit the cutoff frequency of the current gain.

Moreover, this kind of devices presents also the advantage of being very compact and so easily integrable for microwave circuits, and the presence of the second gate allows to design particular applications like among others controlled gain amplifiers.

So, the purpose of this paper is to evaluate comparatively the performance of single and dual gate 0.12 μm AlGaAs/InGaAs/GaAs pseudomorphic HEMTs, realized in our laboratory, for applications as low noise amplifiers in the millimeter wave range.




Fig. 1 : Intrinsic equivalent scheme of a dual gate FET in cascode configuration.



Devices design and fabrication

The devices are fabricated on a layer grown by Molecular Beam Epitaxy. A cross section of the layer is shown in Fig. 2. It consists of a 5000Å undoped GaAs buffer grown on a semi-insulating GaAs substrate, a 120Å undoped $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}$ channel, a 20Å undoped $\text{Al}_{0.2}\text{Ga}_{0.8}\text{As}$ spacer, a Si planar doping of $6 \cdot 10^{12}\text{cm}^{-2}$, a 120Å undoped $\text{Al}_{0.2}\text{Ga}_{0.8}\text{As}$ Schottky barrier and a 500Å n^+ -GaAs contact layer. Typical Hall measurements for such a layer demonstrate a 2-DEG concentration of $2.3 \cdot 10^{12}\text{cm}^{-2}$ with a mobility of $6500\text{cm}^2/\text{V}\cdot\text{s}$ at room temperature.

Conventional 0.12µm gate length technology has been developed for this purpose. HEMTs are fabricated by a mixing of electron beam and optical lithography.

After the deposition of Ni/Ge/Au/Ti/Au and lifted-off, the ohmic contacts are alloyed at 400°C during 40 seconds using a rapid thermal annealing. A $0.09\Omega\cdot\text{mm}$ typical value of the contact resistance has been measured.

The MESA isolation and the symmetrical gate recess are



realised by $\text{NH}_4\text{OH}:\text{H}_2\text{O}_2:\text{H}_2\text{O}$ wet etching. The 0.12µm long gates were defined by e-beam lithography and a copolymer-PMMA bi-layer photoresist process. The Ti/Pt/Au gates metallisation is supported by silicon nitride and their mushroom shape allows to reduce the gate metal resistance. The distances from Gate₁ to the source contact and from Gate₂ to the drain contact have been fixed to 0.4µm. Different intergate spacings (0.3µm, 0.5µm and 0.8µm) have been retained.

A 5000Å Ti/Au level was evaporated and lifted-off for metallisation. A 1500Å Si_3N_4 layer was deposited for the active zone passivation and for the dielectric of the 2pF MIM (Metal-Insulator-Metal) capacitors used for the second gate RF grounding.

Finally, a last 5000Å Ti/Au layer is achieved for the MIM capacitors top metallisation, and for the contact pads used for adjusting the second gate bias.

These specific dual gate transistors are available with different gate widths of 2x20µm, 2x30µm and 2x40µm.

On the same wafer are included a 2x40µm single gate FET fabricated for comparison, and a particular dual gate FET whose the second gate is directly connected to the source, so without MIM capacitor. This last one can be interesting for applications which don't need a second gate voltage control, because it becomes as compact as a single gate FET by keeping the cascode configuration properties.




Fig. 3 presents the dual gate devices topologies with and without MIM capacitors.

Performance

The S-parameters of the devices have been measured up to 110GHz by using an on-wafer probe station.

The equivalent scheme of transistors are extracted with the well-known Dambrine's procedure [3]. Single and dual gate FETs exhibit respectively maximum extrinsic transconductances of 900mS/mm and 820mS/mm. Fig. 4 presents the typical variations versus V_{GS} bias of the main intrinsic elements (g_m , g_d , C_{gs} and C_{gd}), for the single and the dual gate FETs. These results confirm clearly the theoretical predictions, because a large improvement of the output conductance g_d and the feedback capacitance C_{gd} is obtained for the cascode configuration. A small degradation of the intrinsic transconductance g_m is logically observed (1070mS/mm instead of 1200mS/mm), and a significant increase of the input capacitance C_{gs} appears as expected. However, very good values close to 20 and 25 have been reached respectively for the C_{gs}/C_{gd} ratio and for the g_m/g_d voltage gain factor.

From S-parameters, the maximum stable gain MSG, the maximum available gain MAG and the current gain H_{21} have been calculated. On the Fig. 5 are illustrated the typical results obtained as a function of the frequency. The extrapolating extrinsic cutoff frequencies of current gain are 70GHz and 95GHz, respectively for the dual and single gate devices. If the cascode configuration exhibits as expected the highest MSG, up to 110GHz, the frequency



variation of this gain is different and particularly in the millimeter wave range. Indeed a large resonance occurs at about 60GHz, that leads to values clearly higher than 20dB. This frequency resonance seems to depend strongly on the gate width, because it appears systematically at 40GHz, 60GHz and 80GHz respectively for the $2*40\mu m$, $2*30\mu m$ and $2*20\mu m$ dual gate transistors, with or without the MIM

capacitors. In fact, it is the parasitic access inductance of the second gate, which is responsible of this resonance effect. Electrical simulations have confirmed these results by using the complete equivalent scheme of dual gate devices [4].

Moreover, the stability conditions are not affected by this resonance phenomenon. Fig. 6 presents the variations of the maximum available gain and the K stability factor, versus the V_{GS} bias, for the $2*30\mu m$ dual gate and the single gate devices at 60GHz. The great advantage of the cascode configuration is demonstrated, because we obtain a MAG whose the maximum value is higher of about 8dB than the single gate one's, with a peak value of 13dB. Then, according to the K factor really greater than the unity, the dual gate transistors points out a very good unconditionally stability.

On wafer noise parameters measurements have been performed in the frequency range from 6GHz to 19GHz, at 60GHz and at 94GHz, by using a method developed in our laboratory [5,6]. Fig. 7 presents the frequency dependences of the minimum noise figure N_{Fmin} and the associated gain G_{ass} , for the single and dual gate transistors, up to 19GHz. If the noise figures are similar in the both cases, we still measure better characteristics for the cascode configuration in term of associated gain. A very low noise




Fig. 7 : Frequency dependence of NFmin and Gass for dual (DGFET $V_{DS}=3V$, $V_{GS}=-0.4V$) and single (SGFET $V_{DS}=1.5V$, $V_{GS}=-0.5V$) gate HEMTs.




Fig. 8 : Variations versus the I_{ds} current of NF_{50} and G_{50} for dual (DGFET $V_{DS}=3V$) and single (SGFET $V_{DS}=1.5V$) gate HEMTs.

figure of 1dB is obtained at 18GHz with $G_{ass}=20dB$, instead of 10 dB for the SGFET. NF_{min} falls down to 0.5 dB with $G_{ass}=24dB$ at 10GHz for the DGFET.

We report the noise figure NF_{50} and the associated gain G_{50} measured at 94GHz versus the I_{ds} current (Fig. 8). NF_{50} represents the noise figure in the case of 50Ω source impedance. It appears that in the millimeter wave range the dual gate device becomes noisier than the SGFET (minimum NF_{50} of 8dB instead of 5dB). This can be explained by the fact that the more the frequency increases, the more the first common source stage's gain of the cascode configuration decreases, and so, the noise contribution of the second common gate stage becomes more and more important. In low frequency, the gain of the first stage is large enough to muffle this effect, it is the reason why both single and dual gate FETs noise figures are equivalent.

On the other hand, the maximum associated gain G_{50} of the dual gate transistor remains close to 9dB at 94GHz, while the SGFET's one does not exceed 0dB.

Conclusion

Single and dual 0.12μm AlGaAs/InGaAs/GaAs pseudomorphic HEMTs have been designed, realized and characterized. The presence of the second gate clearly improves the output conductance g_d , which tends to become too high with ultra-short gate FETs, and it reduces significantly the feedback capacitances C_{gd} .

Extremely high gains up to 110GHz and good noise figures have been measured for the dual gate transistors used in cascode configuration, well suited for the low noise amplification in the millimeter wave range.

Acknowledgment

The authors would like to acknowledge J.L.Lorriaux for his help in epitaxial growth, A.Fattorini, M.François, B.Grimbert, A.Leroy, M.Muller and P.Tilmant for their help in device fabrication, J.M. Belquin and G. Dambrine for noise measurements.

References

- [1] K. Nummila, "Short-channel effects in sub-100nm GaAs MESFETs.", *Electronics Letters*, vol. 27, n°17, August 1991, pp. 1519-1521
- [2] P. Dollfus, "Monte Carlo study of a 50nm-dual-gate HEMT providing against short-channel effect.", *Solid-State Electronics*, vol. 36, n°5, 1993, pp. 711-715
- [3] G. Dambrine, "A new method for determining the FET small signal equivalent circuit.", *IEEE trans. on MTT*, vol. 36, n°7, July 1988, pp. 1151-1159
- [4] D. Langrez, "Modelling of 0.15μm dual gate PM-HEMT by using experimental extraction.", 24th European Microwave Conference, Sept 1994, Cannes, pp. 355-360
- [5] G. Dambrine, "A new method for on wafer noise measurement.", *IEEE trans. on MTT*, vol. 41, n°3, March 1993, pp. 375-381
- [6] J. M. Belquin, "HEMTs extrinsic noise model for millimeter waves integrated circuits design.", 26th European Microwave Conference, Sept. 1996