1W/mm GaAs pHEMT for realization of linear power amplifier in the K band.

X. Hue\(^3\), E. Rogeaux\(^1\), J. L. Cazaux\(^1\), A. Mallet\(^2\), L. Lapierre\(^2\), B. Boudart\(^3\), B. Bonte\(^3\) and Y. Crosnier\(^3\).

\(^1\)Alcatel Space Industries, 26 Av. J. F. Champollion, 31037 Toulouse Cedex
\(^2\)Centre National d'Etudes Spatiales, 18 Av. E. Belin, 31041 Toulouse Cedex
\(^3\)Institut d'Electronique et de Microélectronique du Nord, Av. Poincaré, 59652 Villeneuve d'Ascq Cedex FRANCE

Email: eric.rogieux@space.alcatel.fr
Phone: 33(0)5.34.35.46.83.
Fax: 33(0)5.34.35.69.47.

Abstract
The realization and characterization of Al\(_{0.22}\)Ga\(_{0.78}\)As/In\(_{0.22}\)Ga\(_{0.78}\)As/GaAs power pHEMT are reported. This structure was optimized to obtain a quasi flat transconductance profile to increase the device linearity near the compression. A maximum single carrier output power higher than 0.8 W/mm for 2 dB compression has been obtained, with more than 30 % power added efficiency and 7.4 dB linear gain at 18.5 GHz. Two tones intermodulation distortion have shown a C/I ratio of 19.9 dBc and 42.3 dBc to the 3\(^{rd}\) and 5\(^{th}\) order respectively, for an input two tones power corresponding to 1 dB compression input power in CW.

I. Introduction
Nowadays, applications like multimedia telecommunications know a very important expansion in the world. So, the development of linear power amplifiers, in the K and Ka bands, arouses a lot of interests. To reduce third order intermodulation distortion generated by power amplifiers, it is necessary to limit the device nonlinearities by optimizing the transistor structure.

The AlGaAs/InGaAs pHEMT has demonstrated its capability to obtain at 30 GHz a 1 W/mm power density\(^1\) and 30 to 40 % power added efficiency. This original work was based on a two channels GaAs pHEMT. This structure allows a high drain current value and a quasi flat transconductance profile. These two parameters are a key point to get high power and high linearity simultaneously.

In the first part, this contribution presents the technology of the device we have designed and realized. The second part reports DC and RF device characterization, including small and large signal measurements. And the last part concerns the linear power amplifier conception and characterization, with power and intermodulation performances at 18.5 GHz.

II. Device Processing
The pHEMT structure used in this study (figure 1) was grown by solid source molecular beam epitaxy. The epilayer has been optimized using 1D modeling software based on Schrödinger - Poisson equation resolution. Our optimization criterion is the charge command control linearity. The structure consists of a 70 nm n\(^+\) GaAs cap layer with a doping level of 5.10\(^{18}\) cm\(^{-3}\), a 20 nm undoped Al\(_{0.22}\)Ga\(_{0.78}\)As Schottky barrier, a first Si \(\delta\)-doping (4.10\(^{12}\) cm\(^{-2}\)) with an undoped GaAs channel followed by a second Si \(\delta\)-doping (4.10\(^{12}\) cm\(^{-2}\)) with an undoped In\(_{0.22}\)Ga\(_{0.78}\)As channel.

In our application, we need the maximum of aluminum concentration in the high band gap layer to obtain a good electron confinement in the channel, a high barrier discontinuity and a better
control of the gate recessing because the selectivity between GaAs and AlGaAs increases with the aluminum concentration. But in the case of an important Al mole fraction, problems could appear due to DX centers. So, we have chosen an Al mole fraction of 22\% to minimize these problems.

The process started with device isolation through mesa etching. The Ni/Ge/Au/Ti/Au ohmic contacts were annealed at 400\°C during 40 s. A contact resistance of 0.07 Ω.mm is obtained. The 0.2 µm centered gates are defined by electron beam lithography. The gate recessing is performed using citric acid/hydrogen peroxide/ammonium hydroxide solution[2] we have developed to take advantage of the high selectivity between GaAs and AlGaAs and minimize the nonlinearities due to the gate recessing. Ti/Pt/Au is evaporated for the gate metallization. A 500 Å Si₃N₄ film is deposited to passivate the device and to minimize the effects of electrical stress on the gate breakdown voltage.

III. Device Characterization

The I-V static characteristics of a 6x50x0.2 µm² pHEMT show a maximum drain current value of 800 mA/mm. The pinch-off and the breakdown voltages are –3 V and 7 V respectively. As it can be seen on the figure 2, the evolution of the transconductance profile is quasi flat over a large gate source voltage of more than 2 V with two maxima, in agreement with 1D Schrödinger-Poisson simulation. The maximum DC extrinsic transconductance value (350 mS/mm) is obtained at Vgs = 0.1 V while the maximum RF intrinsic value (430 mS/mm) is obtained at Vgs = -1.9 V.

Very low electrical dispersion was obtained on the wafer processed. Standard deviation values of 39 mA/mm and 32 mV have been obtained respectively for the drain current density and the pinch-off voltage, due to the development of a high selective citric acid solution we have used to perform the gate recess.

Single carrier power measurements have been performed on a passive load pull system using two manual tuners. The evolution of output power, gain and power added efficiency versus input power at 19 GHz are shown in figure 3. An output power of 1W/mm has been obtained at 1 dB compression with 30 \% power added efficiency and 9 dB linear gain, for Vds = 5 V and Vgs corresponding to the maximum of transconductance value.

IV. Linear Power Amplifier

The power amplifier consists of a single stage power pHEMT amplifier with a total gate width of 6x50 µm. The amplifier has been simulated by using HP Eesof Libra software.

Figure 4 shows the output power response of the linear power amplifier at 18.5 GHz, in single carrier mode, for a drain source and a gate source voltage of 4 V and -1.5 V respectively. In these conditions, an output power of 23.9 dBm (820 mW/mm) has been measured for 2 dB compression with 31 \% power added efficiency and 7.4 dB linear gain.

Two tones intermodulation measurements indicated a maximum 3rd order intercept point (IP₃) of 34 dBm in agreement with Libra simulations. The difference between IP₃ and Ps₁dB values is higher than 10 dB which can confirm the good component linearity for a classical transistor[3]. But in our case, this linearity factor can’t be used, because the structure is optimized to increase the linearity near the compression and not at low input power.

Two tones C/I intermodulation measurements have been reported in the figure 5 in the case of F₁ = 18.5 GHz and F₂ = 18.51 GHz for the same Vds and Vgs polarization. The 3rd and 5th order C/I ratio decreases as Pe increases but between 1 and 2 dB compression we can see a raise of the (C/I)₃ with a maximum value of 45 dBc. For an input two tones power corresponding to 1 dB compression input CW power, a (C/I)₃ and a (C/I)₅ of 19.9 dBc and 42.3 dBc respectively have been obtained. These results are better than what has been reported in the literature [4]. In table 1, we can see a comparison of intermodulation products between different classical structures (MESFET and conventional pHEMT) and our study. The optimized pHEMT structure presents the same linearity for low output power but a linearity higher than 5 dB at the Ps₂dB.
The figure 6 reports the Gain, Ps, PAE and C/I evolutions versus Vgs for Vds = 4 V, $P_{e1} + P_{e2} = P_{e1db} (\text{CW})$ and $F = 18.5$ GHz. The 3rd and 5th order C/I ratio are higher than 19.3 dBc and 39.3 dBc respectively over a large gate source voltage range. In these conditions, the gain, Ps and PAE are better than 7 dB, 500 mW/mm and 23 % respectively.

V Conclusion.

The realization and characterization of linear power pHEMT are reported. The transconductance profile has been optimized over the Vgs polarization to increase the linearity near the compression. An output power of 1W/mm has been obtained at 1 dB compression. This pHEMT structure has been used in the conception and the realization of a single stage linear power amplifier. Power measurements indicate the capability of this device to obtain an output power in single carrier mode higher than 800 mW/mm at 2 dB compression and a PAE better than 30 % with 7.4 dB linear gain. Intermodulation measurements have shown a 3rd and 5th order C/I ratio higher than 19.3 dBc and 39.3 dBc over a large gate source voltage range. These results confirm the good capabilities of this device to get simultaneously high power density and high linearity.

Références

GaAs 5.10 18 cm⁻³ 70 nm
AlAs 0.5 nm
Al₀.22Ga₀.78As 20 nm
GaAs 0.4 nm
δ Si 4.10¹² cm⁻²
GaAs 0.4 nm
Al₀.22Ga₀.78As 3 nm
GaAs 12 nm
AlAs/GaAs 6x 5 nm
δ Si 4.10¹² cm⁻²
GaAs 0.4 nm
Al₀.22Ga₀.78As 2 nm
GaAs 12 nm
AlAs/GaAs 300 nm
GaAs 300 nm
AlAs 30 nm

GaAs substrate

Table 1: Comparison of C/I between different structures