Small signal and power performance of AlGaN/GaN HFETs grown on s.i. SiC

A. Wieszt, R. Dietrich, J.-S. Lee, A. Vescan, H. Leier, E.L. Piner\textsuperscript{a}, J.M. Redwing\textsuperscript{b}

H. Sledzik\textsuperscript{c}

DaimlerChrysler AG, Research and Technology, P.O. Box 2360, D-89013 Ulm, Germany
phone:+49-731-505-2087 / fax: +49-731-505-4102 / email: andreas.wieszt@daimlerchrysler.com

\textsuperscript{a}ATMI/Epitronics, 21002 N. 19th Ave., Phoenix, AZ 85027, USA

\textsuperscript{b}Penn State University, Dept. Of Materials Science and Engineering, University Park, PA 16802, USA

\textsuperscript{c}DaimlerChrysler Aerospace, Woerthstrasse 85, D-89077 Ulm, Germany

ABSTRACT

We report on the DC, the small signal and the RF power performance of AlGaN/GaN HFETs grown on semi insulating (s.i.) SiC substrate. DC characterization shows a record transconductance of 300mS/mm for a device with a gate length of 0.3\mu m. Load pull measurements at 10 GHz were performed, indicating output power levels above 4Watts cw for a unpassivated 1.6mm device. Finally, standard equivalent circuit parameters are extracted and verified for devices with different gate widths.

INTRODUCTION

The high operating voltages, the high breakdown voltage, the saturation velocity of electrons in AlGaN/GaN heterostructures and the excellent thermal conductivity of SiC as a substrate material makes GaN on SiC the right choice for future power amplifier and switching devices in a variety of military and commercial wireless communications applications. For example, Wu et.al. (1) demonstrated power densities at X-band, which are several times higher than GaAs based FETs. This correlates quite well with the theoretical predicted power densities of Weitzel (2) for AlGaN/GaN power FETs on SiC.

To develop a model of an high power amplifier, it’s necessary to perform DC-, pulsed-, small signal-, and large signal-characterization of the FETs, from which the data to be used in an amplifier design is extracted.

TECHNOLOGY

The devices used for the characterization, were fabricated on epitaxial GaN layers, which were grown on s.i. SiC in a horizontal MOCVD reactor at 1100°C. A 100nm AlN nucleation layer, a 2\mu m GaN buffer and a top AlGaN barrier/supply layer were deposited on the SiC. The AlGaN structure consists of a 3nm undoped spacer, a 10nm Si-doped (1x10^{19}cm^{-3}) supply and a 5nm undoped cap layer. The Al-content is 25%.

Device separation was performed by RIE in a BCl\textsubscript{3}/Ar- atmosphere. Ohmic contacts were fabricated using a Ti/Al metallization annealed in a N\textsubscript{2} ambient at 900°C for 30s. The contact resistance was characterized by TLM method. The measured values are between 0.3 and 0.5\Omega mm. The 0.3\mu m T-shaped Ni gate was defined by e-beam lithography. For large periphery devices, up to a gate width of 1.6mm, multi-finger structures with 3\mu m Au airbridges were used.

DC, RF AND LOAD PULL MEASUREMENTS

After processing, the devices were analyzed by DC, RF and power measurements. The DC measurements showed for 2x50\mu m devices a maximum drain current (at V_{gs}=+1V) of 1.5A/mm and a maximum transconductance of 300mS/mm at V_{ds}=10V, which is one of the highest ever reported for this gate length (figure 1). At higher V\textsubscript{ds} the output current and the transconductance are reduced due to self heating of the device. The self-heating becomes also significant as the periphery of the FETs is increased. Hence, a reduced maximum current density and transconductance were recorded for large periphery devices, yielding 1.1A/mm and 210mS/mm respectively for the same bias point.

Small signal measurements with the 100x0.3\mu m\textsuperscript{2} device resulted in a f\textsubscript{t} of 40GHz and a f\textsubscript{max} of 78GHz. Additional RF measurements with a 1600x0.3\mu m\textsuperscript{2} device led to a f\textsubscript{t} of 41GHz and a f\textsubscript{max} of 43GHz. These values are suitable for the design of high power amplifier at X- or Ku-band.

On-wafer load pull measurements were performed at 10GHz using a measurement setup with mechanical tuners. No harmonic termination was applied. The 1.6mm device yield an output power of 36.5dBm corresponding to a power density of 2.8W/mm, which is an excellent result for a unpassivated large periphery device. Higher output power levels could be expected by proper passivation of the surface (Eastman et al. (3)). The device was biased...
at $V_{ds}=25V$ and $V_{gs}=-4.5V$ leading to a drain current of 230mA (class AB) (figure 4). Self biasing effect pushed the drain current up to almost 500mA. The PAE was approximately 32%. Higher drain-source-voltages could not yet be applied due to a limitation of the currently used DC power source. The breakdown voltage of the device is around 70V.

**SMALL SIGNAL ANALYSIS**

For large signal modeling of an power amplifier, the knowledge of the small signal FET parameters is very helpful. To distinguish between extrinsic and intrinsic parameters several measurements has to be done. To extract the extrinsic parasitics of the devices, S-parameters at two different bias conditions were measured (pinch-off and large forward gate-bias). For the intrinsic parameters several bias points in the linear and the saturation region were applied. The drain- and source-resistances were determined by DC measurements (proposed by Yang et al.(6)) and by the method of Dambrine et al. and Berroth et al.(4,5). The resistances were extracted from the S-parameters measured for large forward gate bias and fitted to their proposed Z-parasitic topology model. The fitted values, which were evaluated with HPEEsotf ADS, were verified with DC-measured values. The inductances were also extracted by this method.

To separate parasitics, which belong exclusively to the pads and the parasitics of the FET itself, gatewidth dependent S-parameter measurements were performed. The pad geometry were kept unchanged and only the gatewidth of the FETs were varied. The derived equations of (4,5) were used to extract the extrinsic parameters of the S-parameters, which were also measured at pinch-off and large forward gate-bias. Afterwards they were plotted against gatewidth and the pad parasitics were extrapolated for zero gatewidth. These values were used as extrinsic constants for the fitting of the intrinsic parameters.

Finally, the S-parameters of the linear and the saturation region of the IV-curve were fitted to a standard small signal equivalent circuit (figure 2) for two different devices, one with the gatewidth of 100µm and the other with 1.6mm gatewidth. In figure 3 the measured and the modeled S-parameters are shown for the smaller FET. The figure shows a good agreement between the measured and the modeled data particular in the frequency range of 1 to 25 GHz.

The modeled parameters of both FETs are listed in table 1. The capacitances $C_{gs}$, $C_{ds}$, $C_{gd}$ and the transconductance $g_m$ are normalized to 1mm. The capacitances scale quite well with the device size within a range of 10%–40% (intrinsic area ratio: $FET_{large}/FET_{small}$ =16). However, the resistive components as well as the transconductance behave non-linearly with size, beyond experimental and/or fitting error, most probably due increased self heating in the larger device. Using the data from small signal equivalent circuit an extrinsic transconductance of 285mS/mm and 230mS/mm for the small and for the large device can be calculated, using $g_{m_{extrin}}=g_{m_{intrin}}/(1+Rs\times g_{m_{intrin}})$, in good agreement with the data extracted from DC measurements. For both fittings a source resistance of around 0.5Ωmm was used.

**CONCLUSION**

In conclusion, we fabricated small and large periphery devices on s.i. SiC. DC characterization showed state of the art transconductance for a 100x0.3µm² device reflecting excellent material properties. S-parameter measurement yield an $f_t$ of 40GHz and $f_{max}$ of 78 GHz for a 100µm device. Power measurements shows output power of >4W cw (2.8W/mm) for a unpassivated 1.6mm device at 10GHz. Small signal equivalent circuit parameters have been analyzed for two devices with different gatewidths indicating that a standard equivalent HEMT circuit can be taken to describe AlGaN/GaN HFETs. However, in order to use this approach to design large periphery devices, we will have to take into account the thermal behavior of the device’s components, which do not scale linearly with device size.

**ACKNOWLEDGEMENT**

The author wishes to thank Anton Schurr for performing RF measurements.

**REFERENCES**


<table>
<thead>
<tr>
<th>Size</th>
<th>(G_m)</th>
<th>(\tau)</th>
<th>(C_{gs})</th>
<th>(C_{gd})</th>
<th>(C_{ds})</th>
<th>(R_i)</th>
<th>(R_{ds})</th>
<th>(G_{gs})</th>
</tr>
</thead>
<tbody>
<tr>
<td>8x200</td>
<td>268mS/mm</td>
<td>0.7ps</td>
<td>831fF/mm</td>
<td>90fF/mm</td>
<td>181fF/mm</td>
<td>1.6(\Omega)mm</td>
<td>84(\Omega)mm</td>
<td>0.42mS/mm</td>
</tr>
<tr>
<td>2x50</td>
<td>340mS/mm</td>
<td>0.8ps</td>
<td>880fF/mm</td>
<td>133fF/mm</td>
<td>144fF/mm</td>
<td>0.4(\Omega)mm</td>
<td>50(\Omega)mm</td>
<td>1.6mS/mm</td>
</tr>
</tbody>
</table>

Table 1: List of intrinsic small signal parameters. The bias point for the large device and for the small device was \(V_{gs}=-4.5V\) and \(V_{ds}=10V\).

![Graph](image1)

Figure 1: Transfer and transconductance of AlGaN/GaN HFETs grown on SiC. The measurement was done by \(V_{ds}=10V\). Drain current is \(I_{ds}=1.5A/mm\) at \(V_{gs}=+1V\) and the maximum transconductance is around 300mS/mm.

![Graph](image2)

Figure 2: Standard small signal equivalent circuit to which the S-parameters have been fitted.
Figure 3: Measured and modeled S-parameters for a 2x50 µm HFET biased at Vds=20V and Vgs=-4.25V

Figure 4: Load pull measurements of the large device at 10GHz biased at Vds=25V and Vgs=-4.5V (class AB). Pout\text{max} = 36.5\text{dBm}, which is 2.8W/mm.