Physics-Based Device Simulation of Lag and Power Compression in GaAs FETs

D. Kasai, Y. Kazami, Y. Mitani and K. Horio

Faculty of Systems Engineering, Shibaura Institute of Technology 307 Fukasaku, Minuma-ku, Saitama 337-8570, Japan

Abstract — Two-dimensional transient simulation of GaAs FETs are performed in which substrate traps, surface states and impact ionization of carriers are considered. The mechanisms of lag phenomena and so-called power compression are discussed. It is shown that the drain-lag occurs mainly due to substrate traps, and the gate-lag mainly by surface states. Obtained quasi-pulsed I-V curves clearly indicate that the power compression can occur both due to substrate traps and due to substrate states. Effects of the impact ionization on these phenomena are also discussed.

I. INTRODUCTION

Compound semiconductor FETs, such as GaAs MESFETs, GaAs-based HEMTs, and GaN-based FETs, are very important devices for microwave power devices and ICs that are now receiving great interest, particularly for mobile communication applications. In the high power microwave devices, stable high-voltage and highfrequency operation is required. In the compound semiconductor FETs, however, slow current transients are often observed even if the gate or drain voltage is changed abruptly [1],[2]. This is called gate-lag or drainlag. These slow current transients indicate that the DC I-V curves and the AC I-V curves become quite different, resulting in lower AC power available than that expected from the DC operation [3],[4]. This is called power compression. These phenomena are serious problems, but their detailed mechanisms are not necessarily well understood. Although there are many experimental works reported on these phenomena, few theoretical works have been reported.

Therefore, in this work, we have made physics-based transient simulations in which substrate traps, surface states and impact ionization of carriers are considered, and studied how the lag phenomena are influenced by these factors. In addition, we have derived quasi-pulsed I-V curves from the transient characteristics, and discussed how they differ from the DC I-V curves. As a result, it has been clearly shown that the power compression can occur both due to substrate traps and due to surface states.

II. PHYSICAL MODEL

Fig.1 shows a modeled GaAs MESFET analyzed in this study. As a substrate, we consider undoped semiinsulating GaAs where deep donors "EL2" (N_{EL2}) compensate shallow acceptors (N_{Ai}) [5]. The substratetrap effects may be similar in GaAs-based HEMTs (PHEMTs) because the same type of substrate is used [3].



Fig.1. Device structure simulated in this study.

The structure in Fig.1 is similar to GaN MESFETs where a semi-insulating buffer layer with traps exists under an active layer [2].

The surface states are considered on the planes between the source and the gate and on the planes between the gate and the drain. As a surface-state model, we adopt Spicer's unified defect model [6], and assume that the surface states consist of a pair of a deep donor and a deep acceptor. The surface states are assumed to distribute uniformly within 5 Å from the surface, and their densities are typically set to 10^{13} cm⁻² (2x10²⁰ cm⁻³). As for their energy levels, the following case based on experiments is considered as in previous works [7],[8]: $E_{SD} = 0.87$ eV, $E_{SA} = 0.7$ eV [9],[10], where E_{SD} is energy difference between the bottom of conduction band and the deep donor's energy level, and E_{SA} is energy difference between the deep acceptor's energy level and the top of valence band.

Basic equations to be solved are Poisson's equation, continuity equations for electrons and holes and rate equations for the deep levels [7],[8]. They are expressed as follows.

1) Poisson's equation

$$\nabla^2 \psi = -\frac{q}{\varepsilon} (p - n + N_D - N_A + N_{EL2}^+ + N_{SD}^+ - N_{SA}^-)$$
(1)

2) Continuity equations for electrons and holes

$$\frac{\partial n}{\partial t} = \frac{1}{q} \nabla \bullet J_n + G - (R_{n,EL2} + R_{n,SD} + R_{n,SA})$$
(2)

$$\frac{\partial p}{\partial t} = -\frac{1}{q} \nabla \bullet J_p + G - (R_{p,EL2} + R_{p,SD} + R_{p,SA})$$
(3)

where

$$R_{n,EL2} = C_{n,EL2} N_{EL2}^{+} n - e_{n,EL2} (N_{EL2} - N_{EL2}^{+})$$
(4)

$$R_{n,SD} = C_{n,SD} N_{SD}^{+} n - e_{n,SD} (N_{SD} - N_{SD}^{+})$$
(5)

$$R_{n,SA} = C_{n,SA} (N_{SA} - N_{SA}^{-}) n - e_{n,SA} N_{SA}^{-}$$
(6)

$$R_{p,EL2} = C_{p,EL2} (N_{EL2} - N_{EL2}^{+}) p - e_{p,EL2} N_{EL2}^{+}$$
(7)

$$R_{p,SD} = C_{p,SD} (N_{SD} - N_{SD}^{+}) p - e_{p,SD} N_{SD}^{+}$$
(8)

$$R_{p,SA} = C_{p,SA} N_{SA}^{-} p - e_{p,SA} (N_{SA} - N_{SA}^{-})$$
(9)

3) Rate equations for the deep levels

$$\frac{\partial}{\partial t}(N_{EL2} - N_{EL2}^+) = R_{n, EL2} - R_{p, EL2}$$
(10)

$$\frac{\partial}{\partial t}(N_{SD} - N_{SD}^{+}) = R_{n,SD} - R_{p,SD}$$
(11)

$$\frac{\partial}{\partial t}N_{SA}^{-} = R_{n,SA} - R_{p,SA}$$
(12)

where N_{EL2}^+ , N_{SD}^+ and N_{SA}^- represent ionized densities of substrate trap:EL2, surface deep donors and surface deep acceptors, respectively. C_n and C_p are the electron and hole capture coefficients of the deep levels, respectively, e_n and e_p are the electron and hole emission rates of the deep levels, respectively, and the subscript (EL2, SD, SA) represents the corresponding deep level. *G* represents a carrier generation rate by impact ionization, and is expressed as

$$G = (\alpha_n \mid J_n \mid +\alpha_p \mid J_p \mid) / q$$
(13)

where α_n and α_p are ionization rates for electrons and holes, respectively, and are given by [11]

$$\alpha_n = A_n \exp\{-(B_n / |E|)^{1.6}\}$$
(14)

$$\alpha_{p} = A_{p} \exp\{-(B_{p} / |E|)^{1.75}\}$$
(15)

where *E* is the electric field. $A_n = 2.994 \times 10^5 \text{ cm}^{-1}$, $A_p = 2.215 \times 10^5 \text{ cm}^{-1}$, $B_n = 6.848 \times 10^5 \text{ V/cm}$ and $B_p = 6.570 \times 10^5 \text{ V/cm}$ [11].

The above equations are put into discrete forms and are solved numerically. We have calculated the turn-on characteristics when the gate voltage $V_{\rm G}$ and the drain voltage $V_{\rm D}$ are both changed abruptly.

III. EFFECTS OF SUBSTRATE TRAPS

Fig.2 shows calculated turn-on characteristics of a GaAs MESFET on the semi-insulating substrate ($N_{Ai} = 10^{16} \text{ cm}^{-3}$) when V_{G} is changed from the threshold voltage V_{th} to 0.4 V. (The surface states are not included.) Here, the off-state drain voltage V_{Doff} is 10 V, and the parameter is the on-state drain voltage V_{Don} . The solid lines are calculated by considering impact ionization of carriers, and the dashed lines by neglecting it.

When V_{Don} is 10 V, that is, the drain voltage is not changed, the drain current reaches the steady-state value soon, indicating little gate-lag in this case. When V_{Don} is



Fig.2. Calculated turn-on characteristics of GaAs MESFET on the semi-insulating substrate ($N_{Ai} = 10^{16} \text{ cm}^{-3}$), with onstate drain voltage V_{Don} as a parameter. $V_{\text{Doff}} = 10 \text{ V}$. $V_{\text{Goff}} = V_{\text{th}}$ and $V_{\text{Gon}} = 0.4 \text{ V}$.



Fig.3. Drain currents at $t = 10^{-6}$ sec after the gate voltage is switched-on. (x): $V_{\text{Doff}} = 10 \text{ V}$ (corresponds to Fig.2), (•): $V_{\text{Doff}} = 5 \text{ V}$, (\blacktriangle): $V_{\text{Doff}} = 1 \text{ V}$.

lower than 10 V, the drain currents remain at low values for some periods, and begin to increase slowly, showing large drain-lag. Without impact ionization, the drain currents begin to increase due to electron emission from the substrate trap: EL2. With impact ionization, the response is faster particularly at high voltages. Without impact ionization and for V_{Don} higher than 10 V, the drain currents overshoot, showing other type of drain-lag. The detail on these points will be described later.

Fig.3 shows calculated drain current versus drain voltage curves. In the steady state or DC state, so-called kink arises around 4 V, and a clear increase in drain current occurs beyond 10 V. In this figure, we plot by point (x) the drain current at $t = 10^{-6}$ sec after V_G is switched-on. This is obtained from Fig.2, and this curve corresponds to a quasi-pulsed *I-V* curve. At low voltages, the drain currents in the pulsed *I-V* curve are much lower than those for DC state. This indicates that so-called power compression occurs due to substrate traps. In this figure, we also plot other quasi-pulsed *I-V* curves for the cases of $V_{\text{Doff}} = 5$ V and 1 V by (•) and (\blacktriangle), respectively. It is seen that when V_{D} is raised, the drain currents become temporarily higher than those for DC state. This



Fig.4. Drain currents at $t = 10^{-3}$ sec after the gate voltage is switched-on. (x): $V_{\text{Doff}} = 10$ V (corresponds to Fig.2), (•): $V_{\text{Doff}} = 5$ V, (•): $V_{\text{Doff}} = 1$ V.

is because when $V_{\rm D}$ is raised, electrons are injected into the substrate, and the substrate trap: EL2 needs certain time to capture these electrons.

Fig.4 shows similar pulsed *I-V* curves, where we plot the drain currents at $t = 10^{-3}$ sec after V_G is switched-on. The power compression is still observed at low voltages, but the drain currents become equal to the DC values at relatively high voltage region, where impact ionization of carriers becomes important. This is understood that generated holes by impact ionization are injected into the substrate and are captured by EL2, playing the same electrical role as electron emission from EL2. Therefore, the response is faster at high voltages.

IV. EFFECTS OF SURFACE STATES

Next, we describe effects of surface states on lag phenomena and pulsed I-V curves (or power compression). Fig.5 shows calculated turn-on characteristics of a GaAs MESFET with surface-state densities of 10¹³ cm⁻². The substrate is assumed perfectly insulating without traps. Here, V_{Goff} is equal to V_{th} , and V_{Doff} is 5 V. The parameter is V_{Don} . In general, the drain currents remain at low values for some periods, and begin to increase slowly, showing lag behavior. This is due to the slow response of surface states [12]. Although the drain-voltage dependence is seen, the gate-lag is regarded as predominant in this case. It is also seen that the lag is smaller when impact ionization of carriers is included. This is described in [8], and this tendency is consistent with experiments [13].

Fig.6 shows quasi-pulsed *I-V* curves, where we plot by point (\circ) the drain currents at $t = 10^{-3}$ sec after $V_{\rm G}$ is switched-on. In this figure, we also plot another quasipulsed *I-V* curve for the case of $V_{\rm Doff} = 1$ V by (Δ). At all drain voltages, the drain currents in the pulsed *I-V* curves are much lower than those for DC state. This indicates that the power compression could also occur due to surface states, although the power compression or the gate-lag is smaller when impact ionization of carriers is included.



Fig.5. Calculated turn-on characteristics of GaAs MESFET with surface-state densities of 10^{13} cm⁻², with on-state drain voltage V_{Don} as a parameter. $V_{\text{Doff}} = 5$ V. $V_{\text{Goff}} = V_{\text{th}}$.



Fig.6. Steady-state *I-V* curves and quasi-pulsed *I-V* curves for the case with surface-state densities of 10^{13} cm⁻². $V_{\text{Goff}} = V_{\text{th.}}$ (\circ): $V_{\text{Doff}} = 5$ V (corresponds to Fig.5), (Δ): $V_{\text{Doff}} = 1$ V.



Fig.7. Steady-state *I-V* curves and quasi-pulsed *I-V* curves for the case with lower surface-state densities of 2×10^{12} cm⁻². $V_{\text{Goff}} = V_{\text{th}}$. (\circ): $V_{\text{Doff}} = 5$ V, (Δ): $V_{\text{Doff}} = 1$ V.

We have also calculated the case with relatively low surface-state densities. Fig.7 shows the similar pulsed *I-V* curves for the case with surface-state densities of 2×10^{12} cm⁻². In this case, both gate-lag and drain-lag (in the low

voltage region) are small, because the surface-state densities are low. But, the response in the so-called kink region is slow. This indicates that the drain-lag becomes rather large when carries generated by impact ionization themselves become a cause of lag phenomena.

V. CONCLUSION

Effects of substrate traps and surface states (together with impact ionization of carrier) on lag phenomena and pulsed *I-V* curves (or power compression) in GaAs MESFETs have been studied by two-dimensional simulation. It has been shown that the drain-lag occurs mainly due to substrate traps, and gate-lag mainly by surface states. Obtained quasi-pulsed *I-V* curves clearly indicate that the power compression can occur both due to substrate traps and due to surface states, although it may be weaker when impact ionization of carriers becomes important.

REFERENCES

- Y. Kohno, H. Matsubayashi, M. Komaru, H. Takano, O. Ishihara and S. Mitsui, "Modeling and suppression of the surface trap effect on drain current frequency dispersions in GaAs MESFETs", in *Proceedings of GaAs IC Symposium*, 1994, pp.263-266.
- [2] S. C. Binari, P. B. Klein and T. E. Kazior, "Trapping effects in GaN and SiC microwave FETs", *Proc. IEEE*, vol.90, pp.1048-1058, 2002.
- [3] R. E. Leoni, J. W. Bao, J. Bu, X. Du, M. S. Shirokov and J. C. M. Hwang, "Mechanism for recoverable power drift in PHEMT's", *IEEE Trans. Electron Devices*, vol.47, pp.498-506, 2000.
- [4] U. K. Mishra, P. Parikh and Y.-F. Wu, "AlGaN/GaN

HEMTs – an overview of device operation and applications" *Proceedings of IEEE*, vol.90, pp.1022-1031, 2002.

- [5] K. Horio, A. Wakabayashi and T. Yamada, "Twodimensional analysis of substrate-trap effects on turn-on characteristics in GaAs MESFET's", *IEEE Trans. Electron Devices*, vol.47, no.3, pp.617-624, 2000.
- [6] W. E. Spicer, P. W. Chye, P. R. Skeath, C. Y. Su and I. Lindau, "New and unified model for Schottky barrier and III-V insulator interface states formation", *J. Vac. Sci. Technol.*, vol.16, pp.1422-1433, 1979.
- [7] K. Horio and A. Wakabayashi, "Numerical analysis of surface-state effects on kink phenomena of GaAs MESFETs", *IEEE Trans. Electron Devices*, vol.47, no.12, pp.2270-2276, 2000.
- [8] Y. Mitani, D. Kasai and K. Horio, "Analysis of surfacestate and impact-ionization effects on breakdown characteristics and gate-lag phenomena in narrowly recessed gate GaAs FETs", *IEEE Trans. Electron Devices*, vol.50, no.2, pp.285-291, 2003.
- [9] H. H. Wieder, "Surface Fermi level of III-V compound semiconductor-dielectric interfaces", *Surface Sci.*, vol.132, pp.390-405, 1983.
- [10] C. L. Li, T. M. Barton and R. E. Miles, "Avalanche breakdown and surface deep-level trap effects in GaAs MESFET's", *IEEE Trans. Electron Devices*, vol.40, pp.811-816, 1993.
- [11] G. E. Bulman, V. M. Robbins, K. F. Brennan, K. Hess and G. E. Stillman, "Experimental determination of impact ionization coefficients in (100) GaAs", *IEEE Electron Device Lett.*, vol.EDL-4, pp.181-185, 1983.
- [12] K. Horio and T. Yamada, "Two-dimensional analysis of surface-state effects on turn-on characteristics in GaAs MESFET's", *IEEE Trans. Electron Devices*, vol.46, no.4, pp.648-655, 1999.
- [13] E. Parker and D. E. Root, "Pulse measurements quantify dispersion in PHEMTs", in *Proceedings of ISSSE'98*, 1998, pp.444-449.