A 4-bit 7.5 GHz A/D Converter

Tsenes, Petros ; Uzunoglu, Nikolaos (2003) A 4-bit 7.5 GHz A/D Converter. In: Gallium Arsenide applications symposium. GAAS 2003, 6-10 October 2003, Munich.
Full text available as:
[thumbnail of G_P01_09.pdf]
Preview
PDF
Download (416kB) | Preview

Abstract

Based on a conventional flash architecture a 4-bit GaAs analog to digital (A/D) converter has been designed using OMMIC-Philips GaAs foundry and particularly its commercial enhancement/depletion mode 0.18 µm pHEMT technology process. The ADC operates at 7.5 GHz sampling rate with full power analog input bandwidth from DC to Nyquist frequency. Differential source coupled FET logic (SCFL) was used and the complexity of the whole chip is more than 1900 active devices. The converter can be used in radar and software radio applications where there is requirement for high sampling rates in order the superheterodyne architecture for the down conversion to be avoided.

Abstract
Document type
Conference or Workshop Item (Poster)
Creators
CreatorsAffiliationORCID
Tsenes, Petros
Uzunoglu, Nikolaos
Subjects
DOI
Deposit date
17 Jun 2004
Last modified
17 Feb 2016 13:55
URI

Other metadata

Downloads

Downloads

Staff only: View the document

^