# The Fabrication and Characterization of High-Performance InP DHBTs (Invited)

C.R. Bolognesi<sup>1†</sup>, H.G. Liu<sup>1</sup>, and S.P. Watkins<sup>2</sup>

<sup>1</sup>Simon Fraser University, School of Engineering Science, 8888 University Drive, Burnaby BC, Canada, V5A 1S6 <sup>2</sup>Simon Fraser University, Department of Physics, Burnaby BC, Canada, V5A 1S6. <sup>†</sup>Corresponding Author E mail columba@cfu.cs./tolv1.604.201.5064

<sup>†</sup>Corresponding Author: E-mail: colombo@sfu.ca / tel:1-604-291-5964

Abstract — We review the salient factors in the development of high-speed type-II NpN InP/GaAsSb/InP DHBTs. This new technology has swiftly transitioned from its 1997 launch in the university laboratory, to industrial production in 2004: the short incubation period can be read as clear evidence that InP/GaAsSb/InP DHBTs afford real world strategic advantages for the organizations that were first to reach market with it. The present article surveys the various approaches taken in the development 300 GHz  $f_T/f_{MAX}$  DHBTs for telecom and test applications: we present both the advantages and shortcomings associated with InP/GaAsSb/InP DHBTs. The current performance limiting factors are described and tentative projections are made for the future.

#### I. INTRODUCTION: DHBTs IN THE 1990'S

The interest of bipolar transistors for high-speed digital circuit applications have long been recognized. Our interest in the use of GaAsSb as a base layer material for InP DHBTs has its roots with the challenges associated with the realization of GaInAs -based DHBTs in 1996: although good power transistor characteristics were achievable at the time, reports indicated that transistor performance could be severely affected by the details of the grading scheme used at the B/C interface to overcome the blocking potential between the GaInAs base layer and the InP collector (see Fig. 1a). For example, the so-called "chirp" superlattice collector DHBTs could be prone to severe negative differential resistance phenomena if the grading superlattice period was longer than 1.5 nm [1] —effectively, this constrained growers to superlattice periods of < 3monolayers. Although such superlattices could certainly be produced by modern epitaxial growth techniques, their implementation would involve a number of yield issues associated with growth uniformity on larger substrates as well as processing challenges associated with etching of quaternary (Al,Ga,In)As layers.

Around the same time period, impressive device performances were reported for step-graded launcher type structures which use a narrow-gap GaInAs layer to accelerate electrons over the band discontinuity between GaInAs and InP (Fig. 1b) [2]. The step-graded launcher collector appeared like a simple and effective solution to overcome collector blocking phenomena, it offered the possibility of achieving InP/GaInAs SHBT bandwidths with DHBT breakdown voltages at no extra cost. In practice, academic and industrial laboratories alike the found that attempts to implement the most interesting and promising published DHBT designs were often met with disappointing results, both with internally and vendor grown epilayers. These difficulties and their unclear causes have thus delayed the commercialization of GaInAs-based DHBTs.



Fig. 1. Conduction band edge profile at the base/collector interface for various DHBT implementation strategies.

Such was thus the situation for compound semiconductor DHBTs in the mid-1990's. Our group's perspective by 1996 was that a successfully manufacturable technology should distinguish itself from other alternatives by its simplicity and ease of implementation on a large scale: clearly, if a new technology should be usable for the realization of chip sets with reasonably high transistor counts (perhaps as many as 1-10 K devices), one would need to develop robust materials structures and process architectures that could be produced with a high yield. Whereas this statement may be obvious to production engineers, it is not necessarily so apparent to academics. Simply put, we deemed it advantageous to work with nature rather than to try to overwhelm it by design.

GaAsSb bases seemed to provide an elegant avenue for the practical realization of high-speed InP DHBTs: we speculated, and later verified [5], that GaAsSb p-type base regions should show a staggered (or "type-II") lineup with respect to InP, thereby allowing electrons to be injected into the InP collector conduction band across an *abrupt* heterojunction (Fig. 1d). The rest of the DHBT structure seemed simple enough, consisting only of conventional GaInAs and InP layers (Fig. 2). Right around the same time, independent reports from *Bellcore* and *Rockwell* demonstrated the first MOCVD-grown InP/GaAsSb DHBTs [3, 4]. These publications showed others were following similar thought processes. Both the *Bellcore* and *Rockwell* teams discontinued their GaAsSb DHBT development thereafter, presumably because early device results did not appear to offer a clear performance advantage over GaInAs SHBTs of the time. Fortunately, these early GaAsSb contributions already established the key fact that C- doping of GaAsSb was apparently very efficient and not prone to H- passivation effects in contrast to GaInAs –based devices. This later proved to have an enabling role in the realization of high-speed InP/GaAsSb/InP DHBTs at SFU.

## II. DEVELOPMENT OF INP/GAAsSB/INP DHBTs

#### A. Principal Materials Characteristics & Phenomena

Fig. 2 shows the equilibrium band diagram of a representative NpN InP/GaAsSb/InP DHBT. At the outset, it should be noted that the InP emitter can easily be replaced with an (Al,Ga,In)As emitter should a type-I emitter structure prove desirable. The band diagram shows that a lattice-matched  $GaAs_{\scriptscriptstyle 0.51}Sb_{\scriptscriptstyle 0.49}$  base provides a  $\Delta E_c = -(0.10-0.15) \text{ eV}$  with respect to the InP conduction band edge [5, 6]: because the GaAsSb energy gap is equal to  $\sim 0.72$  eV, this results in a large valence band discontinuity between GaAsSb and InP that suppresses electron back-injection into the emitter. As well, this massive  $\Delta E_{v}$  limits hole injection into the collector when the transistor is driven into saturation. This is an important advantage because some digital logic circuits nearly forward bias the base/collector junction, and a device that maintains good dynamic characteristics across large voltage swings should perform quite well.



Fig. 2. Equilibrium band diagram for a staggered ("type-II") InP/GaAsSb/InP DHBT. Note this type of E/B junction results in thermal injection from the emitter into the base. Type-I AlInAs emitters have also been developed.

The use of an abrupt InP emitter structure is interesting from a number of perspectives: InP has a higher conductivity than AlInAs and it can be etched selectively with respect to GaAsSb. InP also offers a larger valence

band discontinuity with respect to to GaAsSb. Because the surface Fermi level usually pins closer to the conduction band edge, InP shows a smaller surface depletion than found in AlInAs, which should help reduce emitter size effects and hopefully allow device models to scale with emitter size. Additionally, the higher thermal conductivity associated with InP emitters and collectors directly adjoining the base layer should help heatsink the devices under high power dissipation conditions. These attributes all suggest the InP/GaAsSb system offers key advantages for the fabrication of aggressively scaled HBT structures. Gummel characteristics from InP emitter devices show a collector current ideality of  $n_c = 1.0$  indicative of *thermal* injection into the base: this helps maintain a lower base/emitter turn-on voltage that is helpful in limiting power dissipation in various applications such as digital circuits and long talk-time wireless circuits. One drawback associated with thermal injection is that base transport proceeds by diffusion only, without the assistance of hot electron transport as in the case of InP emitters on GaInAs bases [7].

The GaAsSb alloy turns out to be a very interesting material for base layers: its low energy gap results in low turn-on voltages. Another one of its key features is that GaAsSb shows a very high affinity for C- doping in MOCVD grown material: doping concentrations as high as  $2.5 \times 10^{20}$  /cm<sup>3</sup> have been demonstrated with minimal H- passivation effects since the SIMS H- concentration may be < 4% of the C- doping level [8, 9]. This greatly simplifies the fabrication of DHBTs because it eliminates the need for high-temperature annealing cycles to drive out passivating hydrogen incorporated into the device layers. GaAsSb is different from GaAs, as it seems that the majority of C atoms incorporate substitutionally in the lattice: this may explain why C- clustering has not yet been detected in GaAsSb DHBTs even after high-current high-temperature stressing. GaAsSb however does suffer one major disadvantage with respect to GaInAs from a transport point of view: it features a somewhat lower electron mobility that tends to lengthen the base transit time compared to diffusion across a GaInAs base of the same thickness. This result is not so puzzling once one considers the fact that whereas InAs has a 300 K peak mobility of some  $30,000 \text{ cm}^2/\text{Vs}$ , the electron mobility in GaSb is  $< 3,000 \text{ cm}^2/\text{Vs}$ , and alloying with GaAs can only be expected to reduce the mobility with respect to that of pure GaAs.

Another inherent advantage associated with the use of GaAsSb base layers is the relative insensitivity of device performance to the exact composition of the alloy. This is to be contrasted to the exquisitely precise thickness, composition and doping control required in interface grading for GaInAs DHBTs, as mentioned in the Introduction. The reason for this is that GaAsSb is expected to make a transition to a type-I lineup for  $x_{sb} = 0.27$  [6]. Small excursions in the base mole fraction, say ± 5%, in fact have little discernible first order impact on the gross transistor properties, presumably because

the GaAsSb alloy energy gap shifts very little with composition as a result of significant bowing. It must be noted that GaAsSb is truly very well-suited to the fabrication of ultrathin base DHBTs: extremely heavy ptype doping can be achieved, and the resulting reduction of the lattice constant with high C- doping levels can be compensated by adjusting the As/Sb solid solution ratio. This possibility does not appear to exist for GaInAs base layers since C- tends to incorporate as a donor in InAs.



Fig. 3. a) Monte Carlo average electron velocity in a 30 kV/cm field with the launching energy as a parameter [10]; b) corresponding collector signal delay across a 1500 Å collector, showing the average collector velocity  $v_{\rm eff} = \tau_c/2W_c$ . Clearly, a small launching energy is greatly beneficial.

Finally, the ability to form an abrupt base/collector heterojunction confers a number of advantages to the GaAsSb -based DHBT. Perhaps one of the most interesting advantages is that electrons are launched in the collector with a ballistic collector velocity corresponding to the  $\Delta E_c$  at the base/collector junction. This results in a high initial electron velocity in the collector near the base layer, and it has been shown by Laux and Lee [11] and Ishibashi [12] that the initial collector velocity has a strong impact on the overall collector signal delay  $\tau_c$ . We can evaluate the potential impact of the type-II B/C launcher by calculating the collector signal delay from the Monte Carlo results of Brennan and Hess [10] who considered the effect of injection energy on the velocity profile for electrons injected in a 1500 Å InP layer supporting a 30 kV/cm field.1 Clearly the figure shows that ballistic injection results in a significantly higher initial collector velocity compared to the case where electrons experience acceleration solely due to the electric field alone. For example, increasing the injection energy from zero to 93 meV nearly halves the collector delay and increases the average collector velocity from 3.0 to  $5.5 \times 10^7$  cm/s across a 1500 Å InP collector.

# B. Current Limitations to Device Bandwidth

The drive to wider bandwidths has recently led us to perform a careful analysis of transistor delays in InP/GaAsSb/InP DHBTs in order to quantitatively understand which aspects of the devices is in most urgent need of improvement: the GaAsSb –based DHBT was the first bipolar transistor to break the 300 GHz milestone, [13] once thought to be the exclusive domain of nanogate InP HEMTs, but a number of bipolar technologies have followed suit with = 300 GHz cutoff frequencies in both SiGe and GaInAs.



Fig. 4. a) Total delay *vs.* inverse current density and extrapolation to infinite current to strip dynamic emitter resistance delay contribution; b) extracted average collector velocity for two base thicknesses.

The main results of our delay analysis are summarized in what follows. Fig. 4a) shows plots of delay versus  $1/J_c$ used to extract the residual  $\tau_{\rm B} + \tau_{\rm c} + C_{\rm Bc}(R_{\rm E} + R_{\rm c})$  delay time. The  $C_{\rm Bc}(R_{\rm E} + R_{\rm c})$  charging time was then stripped from the data by a combination of "flyback" and open collector *S*-parameter measurements, and bias-dependent

<sup>&</sup>lt;sup>1</sup> The conditions do not exactly match existing DHBTs but are nevertheless useful in order to gain insight into device

operation. Current transistor performance peaks for an average field of 50 kV/cm in a 2000 Å collector.

extraction of  $C_{\rm BC}$ . The base transit time  $\tau_{\rm B}$  was evaluated by performing a delay analysis on two samples differing only their base layer thickness (200 *vs.* 230 Å) to extract the effective electron diffusivity through the base layer. For these samples with  $x_{\rm Sb} = 0.38$ ,  $D_{\rm p} = 43$  cm<sup>2</sup>/s.

The above extraction procedure reveals that around peak  $f_{\rm T}$  current the emitter dynamic resistance contributes ~0.10-0.15 ps to the total transistor delay,  $\tau_{\rm B}$  amounts to ~0.12 ps for a 200 Å base layer, while the collector signal delay amounts to  $\tau_{\rm C} \sim 0.25$  ps, while  $C_{\rm BC}(R_{\rm E} + R_{\rm C}) \sim 0.05$  ps only.

# **III. DEVELOPMENTS PROSPECTS AND POSSIBILITIES**

It would appear reasonable to expect that the first three delay components could potentially be halved by appropriate scaling and the application of graded base techniques to InP/GaAsSb/InP DHBTs, and designing the devices to operate at higher current densities (with a thinner collector layer to delay the onset of Kirk like effects). Simple estimates would suggest that total transistor delays < 0.2 ps could be achieved, corresponding to cutoff frequencies  $f_{\rm T} \sim 800$  GHz.



Fig. 5. Calculated performance for optimized scaled InP/GaAsSb/InP DHBTs.

To further test this idea, we have run more detailed estimates of possible device performance using our most current understanding of the operation for InP/GaAsSb/InP DHBTs. Fig. 5 shows the results of one such "what if" computer calculations: devices with simultaneous  $f_{\rm T}$  and  $f_{\rm MAX}$  cutoff frequencies exceeding 1 THz could be achieved with appropriately scaled InP/GaAsSb DHBTs: our group is taking some of the steps in that direction, and these will be discussed at the Conference. It is not clear whether or not we will succeed, but the most important fact to take away from the present discussion is that *all* the assumptions going into Fig. 5 are quite reasonable based on our current understanding of GaAsSb technology: the degree of success achievable in this process/device optimization exercise will determine how closely real device performance will approach Fig. 5. One thing is however quite clear from these considerations: much room for improvement remains for type-II InP DHBTs.

#### ACKNOWLEDGEMENT

The authors wish to acknowledge the assistance and support from the NSERC Strategic Partnership Programs, *Nortel Networks*, and *Agilent Technologies Laboratories*.

### REFERENCES

- [1] C. Nguyen, T. Liu, H.C. Sun, M. Chen, D. Rensch, et al., "Current transport in band-gap engineered AlInAs/GaInAs/InP double heterojunction bipolar transistor using chirped superlattice," Proceedings of the 1995 IEEE/Cornell Conference on Advanced Concepts in High Speed Semiconductor Devices and Circuits, 1995, Ithaca NY, pp. 552-562.
- [2] Y. Matsuoka, S. Yamahata, K. Kurishima and H. Ito, "Ultrahigh-speed InP/InGaAs double-heterostructure bipolar transistors and analyses of their operation," *Jpn. J. Appl. Phys.*, 1996, **35 Part 1**, pp. 5646-5654.
- [3] B.T. McDermott, E.R. Gertner, S. Pittman, C.W. Seabury and M.F. Chang, "Growth and doping of GaAsSb via metalorganic chemical vapor deposition for InP heterojunction bipolar transistors," *Appl. Phys. Lett.*, 1996, 68, pp. 1386-1388.
- [4] R. Bhat, W.P. Hong, C. Caneau, M.A. Koza, *et al.*, "InP/GaAsSb/InP and InP/GaAsSb/InGaAsP double heterojunction bipolar transistors with a carbon-doped base grown by organometallic chemical vapor deposition," *Appl. Phys. Lett.*, 1996, **68**, pp. 985-987.
- [5] J. Hu, X.G. Xu, J.A.H. Stotz, S.P. Watkins, A.E. Curzon, M.L.W. Thewalt, N. Matine and C.R. Bolognesi, "Type II photoluminescence and conduction band offsets of GaAsSb/InGaAs and GaAsSb/InP heterostructures grown by metalorganic vapor phase epitaxy," *Appl. Phys. Lett.*, 1998, **73**, pp. 2799-2801.
- [6] M. Peter, N. Herres, F. Fuchs, K. Winkler, K.-H. Bachem and J. Wagner, "Band gaps and band offsets in strained GaAs<sub>1-y</sub>Sb<sub>y</sub> on InP grown by metalorganic chemical vapor deposition," *Appl. Phys. Lett.*, 1999, **74**, pp. 410-412.
- [7] R. Teissier, J.L. Pelouard and F. Mollot, "Direct measurement of ballistic electron distribution and relaxation length in InP-based heterojunction bipolar transistors using electroluminescence spectroscopy," *Appl. Phys. Lett.*, 1998, **72**, pp. 2730-2732.
- [8] S.P. Watkins, O.J. Pitts, C. Dale, X.G. Xu, M.W. Dvorak, N. Matine and C.R. Bolognesi, "Heavily carbon-doped GaAsSb grown for HBT applications," *J. Cryst. Growth*, 2000, 221, pp. 59-65.
- [9] H.G. Liu, J.Q. Wu, N. Tao, A.V. Firth, E.M. Griswold, T.M. MacElwee and C.R. Bolognesi, "High-performance InP/GaAsSb/InP DHBTs grown by MOCVD on 100mm InP substrates using AsH<sub>3</sub> and PH<sub>3</sub>," *J. Cryst. Growth*, 2004, **267**, pp. 592-597.
- [10] K. Brennan and K. Hess, "High field transport in GaAs, InP and InAs," *Solid State Electronics*, 1984, 27, pp. 347-357.
- [11] S.E. Laux and W. Lee, "Collector signal delay in the presence of velocity overshoot," *IEEE Electron Dev. Lett.*, 1990, **11**, pp. 174-176.
- [12] T. Ishibashi, "Influence of electron velocity overshoot on collector transit times of HBT's," *IEEE Trans. Electron Devices*, 1990, **37**, pp. 2103-2105.
- [13] M.W. Dvorak, C.R. Bolognesi, O.J. Pitts and S.P. Watkins, "300 GHz InP/GaAsSb/InP double HBTs with high current capability and BV<sub>CEO</sub> > 6 V," *IEEE Electron Dev. Lett.*, 2001, 22, pp. 361-363.