

Material Characterization and Device Performance of In_{0.7}Al_{0.3}As/InAs/In_{0.8}Ga_{0.2}As HFET Structures Fabricated on GaAs

S. M. Wang, C. Karlsson, N. Rorsman, M. Bergh,* E. Olsson,**
T. G. Andersson** and H. Zirath

Department of Microwave Technology

*Department of Solid State Electronics

**Department of Physics

Chalmers University of Technology, S-41296 Göteborg, Sweden

Abstract

In_{0.7}Al_{0.3}As/InAs/In_{0.8}Ga_{0.2}As modulation-doped heterostructures on GaAs were characterized and HFETs were fabricated. A linearly graded InAlAs buffer was used to transform the lattice constant from that of GaAs to In_{0.8}Ga_{0.2}As. Random surface morphology with scattered volcano-like deep holes was observed. The root-mean-square roughness value was 4-7 nm. Most dislocations were confined in the graded buffer and the maximum threading dislocation density in the HFET layers was estimated to be in the order of 10⁶ cm⁻². An electron mobility of 1.37·10⁴ cm²/Vs with a carrier density of 1.88·10¹² cm⁻² at 300 K was achieved. HFETs with a 0.1 μm gate length showed an extrinsic transconductance of 750 mS/mm, an extrinsic f_T of 90 GHz and an f_{max} of 225 GHz.

Introduction

Recently there has been a growing interest in fabrication of InAlAs/In_xGa_{1-x}As ($x \geq 0.53$) heterostructure field effect transistors (HFETs) on GaAs substrates [1-4]. The motivations are on one hand the superior DC and RF performance of such devices fabricated on InP [5,6], and on the other hand the advantages of using GaAs rather than InP for its lower cost, mechanically less brittle and easier to manufacture and process in MMIC technology. We have previously reported the DC and RF performance of In_{0.7}Al_{0.3}As/In_{0.8}Ga_{0.2}As HFETs fabricated on GaAs using a linearly graded InAlGaAs buffer [3]. Here, we present material characterization of such HFET structures and device performance from a sample with a 4 nm thick InAs layer inserted in the In_{0.8}Ga_{0.2}As channel.

Sample growth and device fabrication

All samples were grown by molecular beam epitaxy (MBE) under As-rich growth conditions. A typical structure is shown in Fig. 1. A 1 μm thick linearly graded In_xAl_{1-x}As (x from 0.02 to 0.8) buffer and 100 nm In_{0.8}Al_{0.2}As were grown at a thermocouple temperature, T_{tc} , of 400 °C. The use of a low growth temperature was intended to reduce dislocation density and minimize three-dimensional islands on the surface, while the use of InAlAs rather than InGaAs as graded buffer was to reduce the background impurity level. The HFET structure consisted of a 35 nm channel, a 5 nm In_{0.7}Al_{0.3}As spacer, a 25 nm In_{0.7}Al_{0.3}As Schottky layer and a 5 nm undoped In_{0.8}Ga_{0.2}As cap. The channel was either In_{0.8}Ga_{0.2}As (#600) or In_{0.8}Ga_{0.2}As with an InAs layer inserted at (#599) or 3 nm from (#589, #590 and #598) the interface between the channel and the spacer. The thickness of InAs was 6 nm for #590 and #599, and 4 and 8 nm for #589 and #598, respectively. Silicon δ-doping was used with a nominal doping density of 4·10¹² cm⁻². The growth temperature was 480 °C as measured by a pyrometer, T_p , for the channel and the spacer, and was reduced to $T_{tc}=400$ °C for the rest of the structure to minimize Si diffusion toward the surface (except for #589). Both T_{tc} - and T_p -values are nominal values. The measured T_{tc} -value is in general higher than the T_p -value. Characterization techniques include atomic force microscopy (AFM), transmission electron microscopy (TEM), and Hall effect measurements.

HFETs were fabricated on #589 with standard photolithography for isolation and ohmic contact definition. The isolation was performed with wet etched mesas. The ohmic metallization was Au/Ge/Ni and the contacts were annealed by rapid thermal annealing. T-shaped gates were defined with electron beam lithography using a three-layer resist system. A selective citric acid based etch was used for recess etching. The gate metallization (Au/Pt/Ti) was electron beam evaporated. The gate length was approximately

0.1 μm . Finally a thick gold layer was evaporated on the bonding pads.




Figure 1. HFET structure configuration.

Results and discussions

Samples are mirror-like to the naked eye. Random surface morphology with deep holes was observed in AFM. Such deep holes were volcano-like with a broken rim of the crater. They were about 1 μm in diameter and could be as deep as 100 nm with a density in the order of 10^6 cm^{-2} . The root-mean-square (rms) surface roughness value was no less than 4–7 nm which might be due to the presence of the deep holes. Cross-sectional TEM revealed that most dislocations were confined in the graded buffer resulting in a small threading dislocation density in the HFET layers. A typical TEM image of HFET layers is shown in Fig. 2 from one of the previously grown structure with an $\text{In}_{0.8}\text{Ga}_{0.2}\text{As}$ channel and an $\text{InGaAs}/\text{InAlAs}$ superlattice on the graded buffer [3]. The maximum density was estimated to be in the order of 10^6 cm^{-2} , which is several orders of magnitude smaller than the theoretical value of 10^{12} cm^{-2} . This demonstrates the effectiveness of using a graded buffer to reduce dislocation density in a semiconductor heterostructure with a lattice misfit of 5.7%. Tersoff has proposed a model to explain this phenomenon [7]. According to his model the graded layer has a large residual strain near the surface which helps to push dislocations to the sample edges. Newly generated dislocations lie in a region free from previous dislocations. Thus the pinning effect which impedes the motion of threading dislocations is reduced. Furthermore, dislocation nucleation is inhibited deep inside the graded buffer where the strain is greatly reduced. This

favours existing threading dislocations gliding to sample edges to relieve strain. All factors increase the gliding efficiency of threading dislocations. Thus the threading dislocation density can be significantly reduced.




Figure 2. Cross-sectional TEM image of a HFET structure.

Results of electron mobility and sheet carrier density are summarized in Table I. As seen, all room-temperature mobilities exceed $10^4 \text{ cm}^2/\text{Vs}$ indicating a good material quality. The lower carrier density in #589 as compared with the other samples results from Si diffusion to the surface at a relatively high growth temperature of 480 $^\circ\text{C}$. The highest mobility is $1.37 \cdot 10^4 \text{ cm}^2/\text{Vs}$ with a sheet carrier density of $1.88 \cdot 10^{12} \text{ cm}^{-2}$ from #599. The carrier density is similar to #590 but the mobility is 21% higher. This implies that most electrons are confined within the 6 nm thick InAs quantum well between the spacer and the $\text{In}_{0.8}\text{Ga}_{0.2}\text{As}$ channel. The slightly smaller carrier density for #600 as compared with that of #590, #598 and #599 is due to the lower conduction band offset. These mobility values are higher than that from the $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ lattice matched to InP [6] and are comparable to $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_{0.8}\text{Ga}_{0.2}\text{As}$ HFETs on InP [5].

Table I. Summary of electron mobility, μ (in $10^4 \text{ cm}^2/\text{Vs}$), and sheet carrier density, n (in 10^{12} cm^{-2}).

Sample No.	300 K		77 K	
	μ	n	μ	n
#589	1.29	1.38	3.16	1.56
#590	1.13	1.83	2.30	2.00
#598	1.06	1.75	1.91	1.89
#599	1.37	1.88	3.46	2.01
#600	1.14	1.58	2.58	1.65

The devices were DC and RF characterized. An extrinsic transconductance, g_m , of 750 mS/mm was obtained for a $2 \times 20 \mu\text{m}$ gate-width device (Fig. 3). S-parameters were measured on-wafer up to 50 GHz and an equivalent circuit was extracted. The extrapolated maximum frequency of oscillation, f_{max} , was 225 GHz, and the extrinsic transit frequency, f_T , was 90 GHz. The pinch-off characteristics have been improved compared with earlier generations of metamorphic materials [3]. This is due to the improved buffer layers, and mainly the use of InAlAs instead of InGaAlAs in the graded buffer. The yield and uniformity has also been improved due to improved growth of the epilayers and better surface morphology. The HFETs fabricated on this material show a high gate leakage current at high-gain bias voltages, compared to InP-based lattice matched materials. This results from a lower Schottky barrier as well as a lower conduction band offset (0.39 eV as compared with 0.53 eV for $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{In}_{0.52}\text{Al}_{0.48}\text{As}$), and can be reduced by lowering the In content in the barrier.




Figure 3. Drain-source current, I_{DS} , and extrinsic transconductance, g_m , for a $2 \times 20 \mu\text{m}$ device on #589 ($V_{DS}=0.25 - 1.5 \text{ V}$).

Summary

By using a linearly graded InAlAs buffer and a low growth temperature, high quality $\text{In}_{0.7}\text{Al}_{0.3}\text{As}/\text{InAs}/\text{In}_{0.8}\text{Ga}_{0.2}\text{As}$ modulation-

doped heterostructures have been grown on GaAs by MBE. The minimum rms surface roughness value was 4-7 nm. Dislocations were mainly confined in the graded buffer and the maximum threading dislocation density was estimated to be in the order of 10^6 cm^{-2} . Electron mobility as high as $1.37 \cdot 10^4 \text{ cm}^2/\text{Vs}$ with a sheet carrier density of $1.88 \cdot 10^{12} \text{ cm}^{-2}$ at 300 K was achieved. The $0.1 \mu\text{m}$ gate length HFETs fabricated on the structure with an inserted 4 nm thick InAs channel showed an extrinsic transconductance of 750 mS/mm, an extrinsic f_T of 90 GHz and an f_{max} of 225 GHz.

Acknowledgement

Professor E. Kollberg is acknowledged for his support of this work. The Swedish Research Council for Engineering Sciences (TFR) is acknowledged for financial support.

References

- [1] K. Chang, P. Bhattacharya and R. Lai, "Lattice-mismatched InGaAs/InAlAs modulation-doped field-effect transistors on GaAs: molecular-beam epitaxial growth and device characterization," *J. Appl. Phys.*, vol. 67, no. 7, pp. 3323-3327, April 1990.
- [2] K. Inoue, J. C. Hammand and T. Matsuno, "High-quality InGaAs/InAlAs modulation-doped heterostructures grown lattice-mismatched on GaAs substrates," *J. Crystal Growth*, vol. 111, pp. 313-317, 1991.
- [3] N. Rorsman, C. Karlsson, S. M. Wang, H. Zirath and T. G. Andersson, "DC and RF performance of $0.15 \mu\text{m}$ gate length $\text{In}_{0.70}\text{Al}_{0.30}\text{As}/\text{In}_{0.80}\text{Ga}_{0.20}\text{As}$ HFETs on GaAs substrate," *Electron. Lett.*, vol. 31, no. 15, pp. 1292-1294, July 1995.
- [4] M. Chertouk, H. Heiss, D. Xu, S. Kraus, W. Klein, G. Böhm, G. Tränkle and G. Weimann, "Metamorphic InAlAs/InGaAs HEMTs on GaAs substrates with composite channels and 350-GHz f_{max} with 160-GHz f_T ," *Microwave Opt. Technol. Lett.*, vol. 11, no. 3, pp. 145-147, Feb. 1996.
- [5] L. D. Nguyen, A. S. Brown, M. A. Thompson, L. M. Jelloian, L. E. Larson and M. Matloubian, "650-Å self-aligned-gate pseudomorphic $\text{Al}_{0.48}\text{In}_{0.52}\text{As}/\text{Ga}_{0.20}\text{In}_{0.80}\text{As}$ high electron mobility transistors," *IEEE EDL*, vol. 13, no. 3, pp. 143-145, March 1992.
- [6] P. Ho, M. Y. Kao, P. C. Chao, K. H. G. Duh, J. M. Ballingal, S. T. Allen, A. J. Tessmer and P. M. Smith, "Extremely high gain $0.15 \mu\text{m}$ gate length InAlAs/InGaAs/InP HEMTs," *Electron. Lett.*, vol. 27, no. 4, pp. 325-327, Feb. 1991.
- [7] J. Tersoff, "Dislocations and strain relief in compositionally graded layers," *Appl. Phys. Lett.*, vol. 62, no. 7, pp. 693-695, Feb. 1993.