

RF Characteristics of BJT Devices with Selectively or Fully Ion-Implanted Collector

C. C. Meng¹, J. Y. Su¹, B. C. Tsou² and G. W. Huang³

¹National Chiao Tung University, Department of Communication Engineering, Hsin-Chu 300, Taiwan, R.O.C.

email:ccmeng@mail.nctu.edu.tw, Tel:886-3-5131379, Fax:886-3-5736952

²National Chung-Hsing University, Department of Electrical Engineering, Taichung 400, Taiwan, R.O.C.

³National Nano Device Laboratories, Hsin-Chu 300, Taiwan, R.O.C.

Abstract — A selectively ion-implanted collector (SIC) is implemented in a 0.8 μm BiCMOS process to improve the RF characteristics of the BJT devices. The SIC BJT device has better f_t and f_{max} than the FIC (fully ion-implanted collector) BJT device because the extrinsic base-collector capacitance is reduced by the SIC process. The f_{max} is 9.5GHz and f_t is 7.8 GHz for the SIC BJT device while the f_{max} is 7.2 GHz and f_t is 4.5 GHz for the FIC BJT device when biased at $V_{\text{ce}}=3.6$ V and $J_{\text{c}}=0.09$ mA/ μm^2 . The noise parameters are the same for both BJT devices but the associated gain is higher for the SIC BJT device.

I. INTRODUCTION

The selectively ion-implanted collector can reduce the extrinsic base-collector junction capacitor and thus improve the BJT circuit speed. The collector ion-implantation can confine the base profile layer by compensating the base profile tail due to channeling effect. The base width with an SIC can be reduced by a factor of 1.5 by applying this technique and thus the speed can be improved by about 2 times [1]. The SIC can also improve the d.c. current gain and suppress the base push-out effect. Thus, the speed of the BJT device can be improved by operating the device at higher current. In this paper, the effects of the selectively ion-implanted collector on the rf characteristics are analyzed. The cross sectional view of the SIC BJT device and FIC BJT device are shown in Fig. 1(a) and Fig. 1(b), respectively. Two BJT devices fabricated on the same wafer in the adjacent area are compared. The SIC BJT device has the selectively ion-implanted collector only underneath the emitter area while the FIC BJT device has the ion implanted collector over the whole base area. In other words, the two devices have the same intrinsic region but the SIC BJT has the less extrinsic base-collector capacitance. Here, we are not comparing two devices with the selectively ion-implanted collector and without the selectively ion-implanted collector. A SIC BJT device has different dc characteristics from a BJT device without the ion-implanted collector because the base layer is narrowed by the collector ion implantation and the

intrinsic collector has different doping density. However, the d.c. characteristics for the SIC and FIC BJT devices are identical because the intrinsic regions of both devices are the same. Thus, it sets a fair background to probe the effects of the extrinsic base-collector region to the device rf characteristics.

II. DEVICE STRUCTURE AND DC CHARACTERISTICS

The BJT device here has 0.8 μm emitter width, 6 μm emitter length, and 20 emitter fingers. The I-V curves of the SIC and FIC BJT devices are shown in Fig. 2. Both devices have very close common-emitter I-V curves. The device has β of 160 and BV_{CEO} of 9 V. The forward Gummel plot and reverse Gummel plot of both BJT devices are identical and are shown in Fig. 3. The BJT device has the desired 1 kT base current for the range of more than six orders of magnitude. The diode I-V curves of both BJT devices when the emitter is open are also shown in Fig. 4 and the both BJT devices have almost equal open-emitter breakdown voltage. The emitter fingers are interleaved with the base fingers to reduce the base resistance. The base contact width is 1 μm . It is a non-self-aligned BJT process and the spacing between the emitter edge and base edge is 2.3 μm . There is no extra cost for this SIC structure because the SIC process is merged with the anti-punch-through ion implantation in the subsurface region for the buried channel PMOS device in the 0.8 μm BiCMOS process. The mask opening for the collector ion-implantation is the same size as the emitter area for the SIC BJT device and the same size as the base area for the FIC BJT device, respectively.

III. RF CHARACTERISTICS

S parameters were measured up to 20 GHz for both BJT devices. GS pads instead GSG pads are designed with the $0.8 \times 6 \times 20 \mu\text{m}^2$ BJT device to reduce the pad parasitic effects. The measured f_t and f_{max} for $V_{\text{ce}}=3.6$ V are shown in Fig. 5. The SIC process almost does not change

f_t but improves f_{max} significantly. The emitter-collector charging time (τ_{ec}) is the reciprocal of the cut-off radian frequency and is decomposed into emitter charging time (τ_e), base transit time (τ_B), base-collector transit time (τ_C) and collector charging time (τ_C') as follows [2].

$$\tau_{EC} = \frac{1}{2\pi f_T} = \tau_E + \tau_B + \tau_C + \tau_C' \quad (1)$$

$$\tau_C' = (R_E + R_C)C_{jc} \quad (2)$$

Where C_{jc} , R_E and R_C are the base-collector capacitance, emitter static resistance and collector static resistance, respectively. The major difference between two BJT devices is the collector charging time and the collector charging time is insignificant when compared to other time constants. Normally, the base transit time is the dominant time constant. Thus, two BJT devices are expected to have very close f_t as shown in Fig. 5. The f_{max} can be related to the f_t by the following formula.

$$f_{max} = \sqrt{\frac{f_t}{8\pi r_{bb} C_{jc}}} \quad (3)$$

Where, r_{bb} is the base access resistance and is almost the same for both BJT devices. Thus, the factor of 2 improvement in f_{max} for the SIC BJT device mainly comes from the reduction of the extrinsic base-collector junction capacitance. The extrinsic base access resistance is slightly smaller for the SIC BJT device. The f_{max} is 9.5 GHz and f_t is 7.8 GHz for the SIC BJT device while the f_{max} is 7.2 GHz and f_t is 4.5 GHz for the FIC BJT device when biased at $V_{ce}=3.6$ V and $J_c=0.07$ mA/ μm^2 .

Noise parameters for the two BJT devices were measured by the commercial source-pull noise measurement system by ATN. NFmin, R_n , and Y_{opt} constitute the noise parameters. Here, F_{min} is the minimum noise figure, R_n is the noise resistance, and $Y_{opt}(=G_{opt}+jB_{opt})$ delegates the optimal source admittance for the minimum noise figure. The NFmin, R_n , and associated gain as a function of frequencies are shown in Fig. 6. The optimal source conductance (G_{opt}) and susceptance (B_{opt}) for the minimum noise figure as a function of frequency is shown in Fig. 7. It can be seen from Fig. 6 and Fig. 7 that the noise parameters are almost the same for both devices except that the SIC BJT device has a 1.5 dB higher associated gain. The noise resistance is a constant for different frequency, the optimum source conductance and the optimum source susceptance are proportional to frequency. The minimum noise figure increases for higher frequencies. The dependence of the noise parameters of a BJT device can be written as follows [3].

$$R_n = \frac{V_t}{2I_C} + (r_E + r_B) \quad (4)$$

$$Y_{sup} = \frac{f}{f_t R_n} \left\{ \sqrt{\frac{I_C}{2V_t} (r_E + r_B) \left(1 + \frac{f_t^2}{\beta_0 f^2} \right) + \frac{f_t^2}{4\beta_0 f^2}} - j \frac{1}{2} \right\} \quad (5)$$

$$F_{MIN} = 1 + \frac{1}{\beta_0} + \frac{f}{f_t} \sqrt{\frac{2I_C}{V_t} (r_E + r_B) \left(1 + \frac{f_t^2}{\beta_0 f^2} \right) + \frac{f_t^2}{\beta_0 f^2}} \quad (6)$$

Both BJT devices have similar noise parameter because of the small difference in f_t . Here, β_0 is the dc current gain. The noise resistance is not a function of frequency from equation (4). The frequency of G_{opt} and B_{opt} from equation (5) is complicated. However, a corner frequency f_a for noise can be defined as follows.

$$f_a = \frac{f_t}{\sqrt{\beta_0}} \quad (7)$$

Thus, the formula for Y_{opt} can be simplified.

$$Y_{sup} = \frac{1}{R_n} \left\{ \sqrt{\frac{I_C}{2V_t} (r_E + r_B) \frac{1}{\beta_0} + \frac{1}{4\beta_0}} - j \frac{1}{2} \frac{f}{f_t} \right\} \quad \text{for } f < f_a \quad (8)$$

$$Y_{sup} = \frac{f}{f_t R_n} \left\{ \sqrt{\frac{I_C}{2V_t} (r_E + r_B) + \frac{f_t^2}{4\beta_0 f^2}} - j \frac{1}{2} \right\} \quad \text{for } f > f_a \quad (9)$$

The d.c. current gain is 160 and f_t is about 7 GHz. Thus, the noise corner frequency is about 0.6 GHz and is below the measured frequency. Thus, eqn (9) applies and both the optimal source conductance and susceptance are proportional to frequency as shown in fig. 7. The concept of the noise corner frequency is also valid for the F_{min} . Here, we have

$$F_{MIN} = 1 + \frac{1}{\beta_0} + \sqrt{\left(\frac{2I_C}{V_t} (r_E + r_B) + 1 \right) \frac{1}{\beta_0}} \quad \text{for } f < f_a \quad (10)$$

$$F_{min} = 1 + \frac{1}{\beta_0} + \sqrt{\frac{2I_C}{V_t} (r_E + r_B) \frac{f^2}{f_t^2} + \frac{1}{\beta_0}} \quad \text{for } f > f_a \quad (11)$$

Thus, the minimum noise figure increases in Fig. 6 as expected.

VI. CONCLUSION

The SIC process improves f_{max} because the reduction of the extrinsic base-collector capacitance. A noise corner frequency is introduced for the BJT device to describe the frequency dependence of the noise parameters. Both BJT devices have similar noise parameter because of the small difference in f_t but the associated gain is higher for the SIC BJT device. There is no extra cost for this SIC structure because the SIC process is merged with the

antipunch- through ion-implantation in the subsurface region for the buried channel PMOS device in the 0.8 μm BiCMOS process.

REFERENCES

[1] S. Konaka, E. Yamamoto, K. Sakuma, Y. Amemiya and T. Sakai, "A 20-ps Si bipolar IC using advanced super selfaligned process technology with collector ion implantation," *IEEE trans.on electron devices*, vol. 36, no.7, pp.1370-1375, July 1989.
 [2] M. Kahn, S. Blayac, M. Riet, P. Berdaguer, V. Dhalluin, F. Alexandre, and J. Godin, "Measurement of base and collector transit times in thin-base InGaAs/InP HBT," *IEEE Electron Device Letters*, Vol. 24, NO. 7, pp. 430-432, July 2003.
 [3] S. P. Voinigescu et al., "A scalable high-frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design," *IEEE journal of solid-state circuits*, Vol. 32, No. 9, pp.1430-1439, Sep. 1997.




Fig. 1. Structures for the (a) SIC BJT devices (b) FIC BJT devices.




Fig. 2. Common-emitter I-V curves of the SIC and FIC BJT devices.




Fig. 3. Forward and reverse Gummel plot of the SIC and FIC BJT devices.




Fig. 4. Open-emitter base-collector diode I-V curves of the SIC and FIC BJT devices when the base-collector junction is reverse-biased.




Fig. 5 f_t and f_{max} of the SIC BJT device and FIC BJT device at $V_{ce}=3.6V$ $J_c=0.07 mA/\mu m^2$.




Fig. 6 F_{min} , R_n , and associated gain of the SIC BJT device and FIC BJT device at $V_{ce}=1.2V$ and $J_c=0.07 mA/\mu m^2$.




Fig. 7 G_{opt} and B_{opt} of the SIC BJT device and FIC BJT device at $V_{ce}=1.2V$ and $J_c=0.07 mA/\mu m^2$.