

0.3 μ m-N-HIGFET CAPABILITIES FOR MICROWAVE POWER APPLICATIONS

*M. TOUIRAT, M. ROGER, L. T. NUYEN**, Y. CROSNIER, and G. SALMER

Institut d'Electronique et de Microélectronique du Nord (IEMN), Avenue Poincaré, B.P. 69, 59652 Villeneuve d'Ascq cedex, France, UMR CNRS 8520, e-mail : miloud.touirat@iemn.univ-lille1.fr

* PICOGIGA, 5 Rue de la Réunion, Z. A. De Courtaboeuf, 91940 Les Ulis, FRANCE

ABSTRACT

0.3 μ m HIGFET transistors have been realized for microwave power applications. Power measurements at 3.5GHz using load-pull testbench have been carried out. Transistors exhibit an output saturated power of 16dBm and a power density of 370mW/mm for a 3V drain-to-source voltage.

INTRODUCTION

Complementary GaAlAs/GaInAs/GaAs Heterostructure Insulated-Gate Field-Effect-Transistor (C-HIGFET) offers the prospect of high speed and low power dissipation IC's [1], [2]. Moreover, N-HIGFET is a good candidate for new microwave power applications (wireless) thanks to his low supply voltage (less than 4V) and his good linearity performance [3].

Indeed, HIGFET heterostructure includes an undoped supply layer and its behavior is characterized by an enhancement mode charge control law. This allows two main interesting features:

-First, the gate-source control voltage V_{gs} is positive and then only one DC bias source is needed

-Secondly, a good linear command can be expected in a wide V_{gs} interval. Moreover, the HIGFET undoped heterostructure combined with an appropriate implantation process allows to obtain high breakdown voltage, and reduced parasitic DX trap levels in the channel. In this paper, N-HIGFET fabrication process and typical power device results are presented.

DEVICE FABRICATION

The HIGFET structure is grown on a 2-inch semi-insulating GaAs substrate by molecular beam epitaxy. It consists of a pseudomorphic $\text{Ga}_{0.25}\text{Al}_{0.75}\text{As}/\text{Ga}_{0.8}\text{In}_{0.2}\text{As}/\text{GaAs}$ heterostructure with an undoped channel, described in Fig. 1. The main steps of sidewall technology are refractory gate definition, first implantation self-aligned to the gate, sidewalls definition, second implantation self-aligned to the sidewalls and ohmic contact evaporation [4].

To reduce short channel effect, Si implantation consists of 1×10^{13} at/cm² for the first and 10^{15} at/cm² for the second. In Fig. 2, cross section SEM photography of the resulting structure is presented.

Gold is deposited on the gate in order to reduce its parasitic resistance. Typical distance between drain and source contacts L_{sd} is $1.8\mu\text{m}$. Interconnect metallization is made by Ti/Au. Device is finally passivated with Si_3N_4 .

DC AND AC RESULTS

Typical I-V characteristics of $2 \times 50 \times 0.3\mu\text{m}^2$ (number of fingers \times gate width \times gate length) N-channel are shown in Fig. 3. High values of drain-to-source current density and transconductance are obtained: $460\text{mA}/\text{mm}$ at $V_{ds}=V_{gs}=2\text{V}$ and $480\text{mS}/\text{mm}$ at $V_{ds}=2\text{V}$ and $V_{gs}=1.2\text{V}$, respectively. Variations of transconductance and current versus V_{gs} are represented in fig. 4.

Gate thickening makes it possible to reduce greatly its parasitic resistance: for a $0.3\mu\text{m}$ gate length, thickening allows to obtain $0.2\text{k}\Omega/\text{mm}$ instead of $6\text{k}\Omega/\text{mm}$. This improves the dynamic performance of the device, in term of maximum oscillation frequency (F_{max}) and maximum available gain (MAG). F_{max} increases from 31GHz to 55GHz and MAG at 10GHz from 10dB to 15dB for typical DC bias conditions: $V_{gs}=1.2\text{V}$ and $V_{ds}=2.5\text{V}$.

In addition, the gate turn-on-voltage is 1.6V (V_{gs} @ $I_{gs} = 1\mu\text{A}/\mu\text{m}$). The threshold voltage V_{th} is 0.4V and its standard deviation on a 2-in wafer is equal to 60mV . To increase the current excursion for power applications, it is possible to reduce V_{th} close to zero volt by increasing the Si doped beneath the channel.

POWER RESULTS

Discrete HIGFET samples have been studied by measuring their Output Power (P_{out}) and Power Added Efficiency (PAE) at 3.5GHz using a Load Pull testbench which permits to realize input and output matching. A class AB biasing regime has been considered. Fig. 5 shows load-pull power performances at 3.5GHz for very low supply voltages:

At $V_{ds}=2.5\text{V}$, the output saturated power was 15dBm , the power density was $290\text{mW}/\text{mm}$, and the corresponding gain was 16dB . At $V_{ds}=3\text{V}$, the output saturated power reach 16dBm , the power density is $370\text{mW}/\text{mm}$, and the corresponding gain is 17dB . **This is the first power results for a $0.3\mu\text{m}$ gate length HIGFET made at 3.5GHz .**

Moreover, the 1dB compression output power reach about $155\text{mW}/\text{mm}$ and the maximum power added efficiency is 50% for the two DC bias values. These results are quite interesting compared, for example, to a power density of $270\text{mW}/\text{mm}$ and a linear gain of 7dB obtained for a $0.25\mu\text{m}$ -DC-HFET [5] at high supply voltage.

CONCLUSION

Preliminary investigations of HIGFET transistors for power applications show very promising performance at 3.5GHz . At 3.5GHz , a $0.3\mu\text{m}$ -N-type HIGFET exhibited a linear regime power gain of 15dB , an output power density of $290\text{mW}/\text{mm}$ with an associated PAE of 50% , **at a DC bias of 2.5V .**

To complete the study, intermodulation measurement are performed to see the linearity of the HIGFET Heterostructure for high power applications. An intermodulation measurement at 10GHz , with tone 1MHz apart, is performed for this device. The Third Order Intercept (TOI) points reach a value of 13.6dBm , for a gate width of $100\mu\text{m}$.

ACKNOWLEDGEMENT

We thank all IEMN clean room engineers for their contributions to device realization. We also thank Mr. Linh, Director of PICOGIGA, for supplying specific heterostructures and supporting the study.

REFERENCES

- [1] J. K. Abrokwah, J. H. Huang, W. Ooms, C. Shurboff, J. A. Hallmark, and R. Lucero, "A manufacturable complementary GaAs process," in IEEE GaAs IC Symp. Tech. Dig., 1993, pp. 127-130.
- [2] N. Hara, H. Suehiro, M. Shima, and S. Kuroda, "0.3- μm gate length P-channel AlGaAs/InGaAs Heterostructure field effect transistors with high cut-off frequency," in IEEE Electron Device Lett., Vol. 18, pp. 63-65, Feb. 1995.
- [3] E. Glass, J. Abrokwah, R. Lucero, E. Spears, J. Rollmann, J. H. Huang, B. Bernhardt, and B. Ooms, "A high efficiency complementary GaAs power FET technology for single supply portable applications," in IEEE MTT-S Digest, 1996, pp. 127-130.
- [4] M. Roger, M. Touirat, S. Ajram, J. C. Pesant, N. T. Linh, H. Fawaz, and G. Salmer, "Reduced short-channel effects in submicron N-HIGFET technology using sidewalls," in IEEE Electron Device Letters, Vol. 20, May 1999, pp 203-205.
- [5] M. Asif Khan, Q. Chen, M. S. Shur, B. T. Dermott, J. A. Higgins, J. Burm, W. J. Schaff, and L. F. Eastman, "GaN based heterostructure for high power devices," in Solid-State Electronic, 1997, pp. 1555-1559.




Fig. 1 : Cross-section of pseudomorphic HIGFET epitaxy




Fig. 2 : SEM photography of a $0.3\mu\text{m}$ WSi/Au gate with SiO_2 sidewalls.




Fig. 3 : I_d - V_{ds} measurements of $0.3\mu\text{m}$ -N-HIGFET. V_{gs} max = 1.6 V. Step V_{gs} = 0.2 V.




Fig. 4 : Variations of transconductance and current versus V_{gs} for a $2 \times 50 \times 0.3\mu\text{m}^2$ at 2V.




Fig. 5 Output power, PAE and gain dependence upon input power for an $2 \times 50 \times 0.3\mu\text{m}^2$ at 3.5GHz and 2.5V.