A new gate process for the realization of lattice - matched HEMT on InP for high yield MMICs

Hoel, V. ; Bollaert, S. ; Wallart, X. ; Grimbert, B. ; Lepilliet, S. ; Cappy, A. (1998) A new gate process for the realization of lattice - matched HEMT on InP for high yield MMICs. In: Gallium Arsenide Applications Symposium. GAAS 1998, 5-6 October 1998, Amsterdam, The Netherlands.
Full text disponibile come:
[thumbnail of GAAS_98_123.pdf]
Anteprima
Documento PDF
Download (2MB) | Anteprima

Abstract

A new gate process for the realization of ultra short gate HEMT on InP is presented. In this technology, the top of the gate is deposited on a Si3N4 layer. This gate process leads to small footprints, mechanically strong devices and good yield. Using this gate technology, HEMT with high Ft were realized and characterized. The influence of the Si3N4 removing was also investigated.

Abstract
Tipologia del documento
Documento relativo ad un convegno o altro evento (Atto)
Autori
AutoreAffiliazioneORCID
Hoel, V.
Bollaert, S.
Wallart, X.
Grimbert, B.
Lepilliet, S.
Cappy, A.
Settori scientifico-disciplinari
DOI
Data di deposito
16 Feb 2006
Ultima modifica
17 Feb 2016 14:36
URI

Altri metadati

Statistica sui download

Statistica sui download

Gestione del documento: Visualizza il documento

^